#### 1 Introduction

You will work as a team to design a software implementation of IEEE Shorthened Format compliant FP adder/subtractor. In this project you will be responsible for creating an assembly emulator of floating point addition/subtraction.

## 2 What you will learn

This lab will help give you experience decomposing a problem into subroutines to make the design process more manageable. Further, you will better understand the IEEE floating point standard and the details surrounding its implementation.

## 3 Background Information and Notes

### **IEEE Shortened Floating Point Format:**

12-bit format defined just for this class is shown below.



Figure 1 – IEEE Shortened Format

General purpose processors as well as high-end embedded processors usually contain a hardware implementation of a FP arithmetic unit. However, many processors (especially low-end embedded cores) do not include floating point HW, but instead emulate the operations in SW (using only integer operations/instructions) if needed. You will implement this kind of emulation for FP addition and subtraction.

### To reduce complexity, we will make the following design assumptions:

- The only special value of FP numbers (i.e. 0, inf., NaN, and Denormalized) that can be presented as an input is the '+0' value.
- The inputs will never cause an output to be one of the special values except
- We will only implement the round-to-nearest method.

#### FP Addition/Subtraction Algorithm (for normal inputs):

- 1. Determine smaller number and shift its fraction right to make exponents equal
- 2. Sign of result = sign of larger
- 3. If p+p or n+n, magnitude of result = sum of magnitudes
- 4. If p+n or n+p, magnitude of result = difference of larger mag. smaller mag.

- 5. Normalize resulting magnitude.
- 6. Round-to-nearest, and re-normalize if necessary
- 7. Check for the special case of 0.

## **Identifying Intermediate Signals/Variables**

While the data registers (D0 ~ D7) are the fastest storage units, due to the limited number of the units, you may need to create several intermediate variables to store interim results as you compute the final FP result. For example, you will likely find it helpful to start your code by separating the sign, exponent, and fraction fields for each input into separate variables: signa, signb, expa, expb, fraca, and fracb. Similarly, when determining the larger operand, it may help to store the comparison result in a variable (e.g. a\_ge\_b=> A greater than or equal to B) so that you can reference that result later when determining what code your program should execute.

#### 4 Procedure

- 1. Create a new project (call it "ee357\_lab3\_FP\_emulation") and then import/setup the necessary assembly files into your project.
- 2. We assume that two floating point operands are in D0 and D1 using the 12 bits left to the LSB.
- 3. FP addition and subtraction results are calculated.
- 4. The two results are displayed repeatedly (infinitely) on the LED's from the MSB to the LSB as follows: two seconds for each 4-bit binary number; two seconds between 4-bit binary numbers; and four seconds between the addition and subtraction results e. g. if the addition and subtraction gave us 1000 0101 1000 and 0011 0011 1111 respectively, first 1000 is displayed (1(MSB) -> LED4, 0 -> LED3, 0 -> LED2, 0 -> LED1) for 2 sec.'s; all the LED's are off for 2 sec.'s; 0101 is displayed for 2 sec.'s; ...; all the LED's are off for 4 sec.'s after the 0011 of the addition result is displayed for 2 sec.'s; and the pattern repeats forever until interrupted.

# 5 Requirements

- 1. Instead of packing all the instructions in the main function, you must use subroutine calls as follows:
  - a. In 'main', we call the following subroutines (must use the same names) after the two FP operand assignments to D0 and D1. main:

```
move.l #_____,D0 // The first FP operand filled in by your TA.
move.l #_____,D1 // The second FP operand filled in by your TA.
<BSR or JSR> LED_initialization // Initialize the LED's for output.
<BSR or JSR> FP_addition
<BSR or JSR> FP_subtraction
```

<BSR or JSR> Display result

- b. The final results for the addition and subtraction must be stored in the last (LSB) 12 bits of D2 and D3 respectively. The other bits in the registers (bit 31 ~ 12) must be cleared as 0's.
- c. We further divide the FP\_addition and FP\_subtraction into the following subroutines (must use the same names):

Conv sub // Convert subtraction to addition.

Cal\_expo // Calculate the exponent.

Cal frac // Calculate the fraction.

Cal\_sign // Calculate(determine) the sign.

Do\_normal // Do the (re)normalization if necessary.

Do\_round // Do the round to the nearest.

Final result // Finalize and format the result into D2 or D3.

As a result, in the FP\_addition and FP\_subtraction subroutines, only the above subroutines should appear.

2. Add a comment to every assembly line.

#### **6 Submission Instructions**

- 1. You will submit main.s including all the comments **per team on Blackboard**. The file format must be exactly the same as the original one so it can be re-run by your TA. Different results from Demo may lead to 0 credits.
- 2. Demonstration will be Friday, 11/02/2012 after the discussion.
- 3. To avoid the late penalty, both the demo and the submission must be completed before 5 PM. on the due date.

Last Revised: 10/18/2012

Name(s):

Item	Outcome	Score	Max.
Demo result correctness:			
<ul> <li>Sign for addition in D2</li> </ul>	Yes / No		1
• Exponent for addition in D2	Yes / No		1
<ul> <li>Fraction for addition in D2</li> </ul>	Yes / No		1
<ul> <li>Sign for subtraction in D3</li> </ul>	Yes / No		1
• Exponent for subtraction in D3	Yes / No		1
• Fraction for subtraction in D3	Yes / No		1
Output display	Yes / No		1
Implementation requirements (Code Examination):			
LED initialization	Yes / No		1
FP addition	Yes / No		1
FP subtraction	Yes / No		1
Display_result	Yes / No		1
• Conv sub	Yes / No		1
Cal_expo	Yes / No		1
• Cal frac	Yes / No		1
_	Yes / No		1
Cal_sign     Day regree!	Yes / No		1
Do_normal     Do_normal	Yes / No Yes / No		1
• Do_round	Yes / No		1 1
• Final_result	Tes/No		1
Documentation – comments in the source code:			2
• (2 = Complete; 1 = Partially complete;			2
0 = Missing			
C-1-T-4-1			20
SubTotal Late Deductions ( 30% per day)			20
Total			
Open Ended Comments:			
Open Ended Comments.			