

References

- [1] *Verilog-A: Language Reference Manual: Analog Extensions to Verilog HDL: Version 0.1.* Open Verilog International, 1996.
- [2] K. Afanasiev and M. Hinze, “Adaptive control of a wake flow using proper orthogonal decomposition,” in *Lecture Notes in Pure and Applied Mathematics*. Marcel Dekker, 2001, vol. 216, pp. 317–332.
- [3] S. B. Akers, “Binary decision diagrams,” *IEEE Trans. on Computers*, vol. 27, no. 6, pp. 509–516, 1976.
- [4] C. J. Alpert, A. Devgan, and C. Kashyap, “RC delay metrics for performance optimization,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 20, no. 5, pp. 571–582, May 2001.
- [5] E. Arian, M. Fahl, and E. Sachs, “Trust-region proper orthogonal decomposition for flow control,” Institute for Computer Applications in Science and Engineering (ICASE), Tech. Rep., May 2000.
- [6] R. I. Bahar, E. A. Frohm, C. M. Gaona, G. A. Hachtel, E. Macii, A. Pardo, and F. Somenzi, “Algebraic decision diagrams and their applications,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 1993, pp. 188–191.
- [7] M. Benzi and M. Tuma, “Numerical experiments with two approximate inverse preconditioners,” *BIT Numerical Mathematics*, vol. 38, no. 2, pp. 234–241, 1998.
- [8] R. E. Bryant, “Graph-based algorithms for Boolean function manipulation,” *IEEE Trans. on Computers*, pp. 677–691, 1986.
- [9] —, “Binary decision diagrams and beyond: enabling technologies for formal verification,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1995.
- [10] R. E. Bryant and Y. A. Chen, “Verification of arithmetic functions with binary moment diagrams,” in *Proc. Design Automation Conf. (DAC)*, 1995, pp. 535–541.
- [11] T. Bui-Thanh, K. Willcox, and O. Ghattas, “Model reduction for large-scale systems with high-dimensional parametric input space,” *SIAM Journal on Scientific Computing*, vol. 30, pp. 3270–3288, October 2008.

- [12] R. Carmassi, M. Catelani, G. Iuculano, A. Liberatore, S. Manetti, and M. Marini, "Analog network testability measurement: a symbolic formulation approach," *IEEE Trans. Instrumentation and Measurement*, vol. 40, pp. 930–935, Dec. 1991.
- [13] S.-M. Chang, J.-F. MacKey, and G. M. Wierzba, "Matrix reduction and numerical approximation during computation techniques for symbolic analog circuit analysis," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 1992, pp. 1153–1156.
- [14] B. W. Char and et al, *Maple V: Language Reference Manual*. Springer-Verlag, 1991.
- [15] K. Chen, C. Hu, P. Fang, M. R. Lin, and D. L. Wollesen, "Two experimental methods to characterize load capacitance of a CMOS gate," *Semicond. Sci. Technol.*, no. 13, pp. 773–775, Mar. 1998.
- [16] W. K. Chen, "Topological analysis for active networks," *IEEE Trans. Circuit Theory*, vol. CT-12, pp. 85–91, Mar 1965.
- [17] —, *Applied Graph Theory: Graphs and Electrical Networks*. New York: American Elsevier, 1976.
- [18] X. Chen and J. T. Wen, "Positive realness preserving model reduction with h_∞ norm error bounds," *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 42, no. 1, pp. 23–29, January 1995.
- [19] E. M. Clarke, M. Fujita, and X. Zhao, *Multi-terminal binary decision diagrams and hybrid decision diagrams*. Kluwer Academic Publishers, 1996, ch. 4 in book "Representations of Discrete Functions", pp. 93–108.
- [20] T. Cormen, C. E. Leiserson, and R. L. Rivest, *Introduction to Algorithms*. Cambridge, Massachusetts: The MIT Press, 1990.
- [21] J. F. Croix and D. F. Wong, "Blade and razor: Cell and interconnect delay analysis using current-based models," in *Proc. Design Automation Conf. (DAC)*, Jun. 2003, pp. 386–389.
- [22] W. Daems, G. Gielen, and W. Sansen, "Circuit simplification for the symbolic analysis of analog integrated circuits," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 4, pp. 395–407, April 2002.

- [23] W. Daems, W. Verhaegen, P. Wambacq, G. Gielen, and W. Sansen, "Evaluation of error-control strategies for the linear symbolic analysis of analog integrated circuits," *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 46, no. 5, pp. 594–606, May 1999.
- [24] M. Fakhfakh, E. Tlelo-Cuautle, and F. Fernández, Eds., *Design of Analog Circuits through Symbolic Analysis*. Bentham Sciences Publishers Ltd., 2011.
- [25] F. V. Fernández, J. Martín, A. Rodríguez-Vázquez, and J. L. Huertas, "On simplification techniques for symbolic analysis of analog integrated circuits," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 1992, pp. 1149–1152.
- [26] F. V. Fernández and A. Rodríguez-Vázquez, "Symbolic analysis tools—the state of the art," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 1996, pp. 798–801.
- [27] F. V. Fernández, A. Rodríguez-Vázquez, J. L. Hertas, and G. Gielen, *Symbolic Analysis Techniques: Application to Analog Design Automation*. IEEE Press, 1998.
- [28] F. V. Fernández, P. Wambacq, G. Gielen, A. Rodríguez-Vázquez, and W. Sansen, "Symbolic analysis of large analog integrated circuits by approximation during expression generation," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 1994, pp. 25–28.
- [29] D. Fitzpatrick and I. Miller, *Analog Behavioral Modeling with the Verilog-A Language*. Kluwer Academic Publishers, 1997.
- [30] H. Floberg, *Symbolic Analysis in Analog Integrated Circuit Design*. Massachusetts: Kluwer Academic Publisher, 1997.
- [31] M. Fujita, Y. Matsunaga, and T. Kauda, "On variable ordering of binary decision diagrams for the application of multi-level logic synthesis," in *Proc. European Design Automation Conf.*, March 1991, pp. 40–54.
- [32] G. Gielen and R. Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits," *Proc. of IEEE*, vol. 88, no. 12, pp. 703–717, Dec. 2000.

- [33] G. Gielen and W. Sansen, *Symbolic Analysis for Automated Design of Analog Integrated Circuits*. Kluwer Academic Publishers, 1991.
- [34] G. Gielen, P. Wambacq, and W. Sansen, "Symbolic analysis methods and applications for analog circuits: A tutorial overview," *Proc. of IEEE*, vol. 82, no. 2, pp. 287–304, Feb. 1994.
- [35] M. Grepl, "Reduced-basis approximation and a posteriori error estimation for parabolic partial differential equations," Ph.D. dissertation, MIT, Cambridge, MA, June 2005.
- [36] M. Grepl and A. Patera, "A posteriori error bounds for reduced-basis approximations of parametrized parabolic partial differential equations," *ESAIM-Mathematical Modelling and Numerical Analysis (M2AN)*, vol. 39, pp. 157–181, 2005.
- [37] G. D. Hachtel and F. Somenzi, *Logic Synthesis and Verification Algorithms*. Kluwer Academic Publishers, 1996.
- [38] M. M. Hassoun and P. M. Lin, "A new network approach to symbolic simulation of large-scale network," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 1989, pp. 806–809.
- [39] —, "A hierarchical network approach to symbolic analysis of large scale networks," *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 42, no. 4, pp. 201–211, April 1995.
- [40] M. Hinze and S. Volkwein, "Proper orthogonal decomposition surrogate models for nonlinear dynamical systems: Error estimates and suboptimal control," in *Lecture Notes in Computational and Applied Mathematics*. Springer Berlin Heidelberg, 2005, vol. 45, pp. 261–306.
- [41] J.-J. Hsu and C. Sechen, "DC small signal symbolic analysis of large analog integrated circuits," *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 41, no. 12, pp. 817–828, Dec. 1994.
- [42] Y. Hua, A. B. Gershman, and Q. Cheng, Eds., *High-Resolution and Robust Signal Processing*, ser. Signal Processing and Communications. CRC Press, 2004, vol. 19.
- [43] Y. Hua, M. Nikpour, and P. Stoica, "Optimal reduced-rank estimation and filtering," *IEEE Trans. on Signal Processing*, vol. 49, no. 3, pp. 457–469, March 2001.

- [44] Y. Hua and T. K. Sarkar, "Matrix pencil method for estimating parameters of exponentially damped/undamped sinusoids in noise," *IEEE Trans. Acoustics, Speech, and Signal Processing*, vol. 38, no. 5, pp. 814–824, May 1990.
- [45] —, "A note on the Cramer-Rao bound for 2-D direction finding based on 2-D array," *IEEE Trans. on Signal Processing*, vol. 39, no. 5, pp. 1215–1218, May 1991.
- [46] —, "Estimating two-dimensional frequencies by matrix enhancement and matrix pencil," *IEEE Trans. on Signal Processing*, vol. 40, no. 9, pp. 2267–2280, Sept. 1992.
- [47] Y. Hua and T. Sarkar, "Generalized pencil of function method for extracting poles of an em system from its transient responses," *IEEE Trans. on Antennas and Propagation*, vol. 37, no. 2, pp. 229–234, Feb. 1989.
- [48] —, "On SVD for estimating generalized eigenvalues of singular matrix pencils in noise," *IEEE Trans. on Signal Processing*, vol. 39, no. 4, pp. 892–900, Apr. 1991.
- [49] N. Ishiura, H. Sawada, and S. Yajima, "Minimization of binary decision diagrams based on exchanges of variables," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 1991, pp. 472–475.
- [50] Y. Ismail and E. G. Friedman, *On-Chip Inductance in High Speed Integrated Circuits*. Kluwer Academic Publishers, 2002.
- [51] R. L. R. K. S. Brace and R. E. Byrant, "Efficient implementation of a bdd package," in *Proc. Design Automation Conf. (DAC)*, 1990, pp. 40–45.
- [52] D. R. K. Veroy, C. Prud'homme and A. Patera, "A posteriori error bounds for reduced-basis approximation of parametrized noncoercive and nonlinear elliptic partial differential equations," in *Proc. AIAA Computational Fluid Dynamics Conference*. AIAA Paper 2003-3847, 2003.
- [53] A. Kahng and S. Muddu, "Two pole analysis of interconnection trees," in *IEEE Multi-Chip Module Conference*, Feb. 1995, pp. 105–110.

- [54] K. Koli, "CMOS current amplifiers: Speed versus nonlinearity," Ph.D thesis, Helsinki University of Technology, 2000, department of Electrical and Communications Engineering.
- [55] K. S. Kundert, "A formal top-down design process for mixed-signal circuits," in *Analog Circuit Design*, R. J. van de Plassche, J. Huigsing, and W. Sansen, Eds. Kluwer Academic Publishers, 2000.
- [56] K. Kunisch and S. Volkwein, "Control of burgers' equation by reduced order approach using proper orthogonal decomposition," *Journal of Optimization Theory and Applications*, vol. 102, pp. 345–371, Aug. 1999.
- [57] F. Leyn, G. Gielen, and W. Sansen, "Analog small-signal modeling - part I: behavioral signal path modeling for analog integrated circuits," *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 48, no. 7, pp. 701–711, July 2001.
- [58] —, "Analog small-signal modeling - part II: elementary transistor stages analyzed with behavioral signal path modeling," *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 48, no. 7, pp. 701–711, July 2001.
- [59] D. Li, S. X.-D. Tan, and M. Tirumala, "Architecture-level thermal behavioral models for quad-core microprocessors," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, 2007, pp. 22–27.
- [60] —, "Architecture-level thermal behavioral characterization for multi-core microprocessors," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2008, pp. 456–461.
- [61] P. Li and L. Pileggi, "Nonlinear distortion analysis via linear-centric models," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2003, pp. 897–903.
- [62] T. Li, W. Zhang, and Z. Yu, "Full-chip leakage analysis in nano-scale technologies: Mechanisms, variation sources, and verification," in *Proc. Design Automation Conf. (DAC)*, June 2008, pp. 594–599.
- [63] P. M. Lin, *Symbolic Network Analysis*. Elsevier Science Publishers B.V., 1991.

- [64] ———, “Sensitivity analysis of large linear networks using symbolic program,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 1992, pp. 1145–1148.
- [65] L. Ljung, Ed., *System Identification – Theory for the Users*. Prentice-Hall, 1986.
- [66] T. Mangold and P. Russer, “Full-wave modeling and automatic equivalent-circuit generation of millimeter-wave planar and multi-layer structures,” *IEEE Trans. on Microwave Theory and Techniques*, vol. 47, no. 6, pp. 851–858, June 1999.
- [67] A. Manthe and C.-J. R. Shi, “Lower bound based ddd minimization for efficient symbolic circuit analysis,” in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, Nov. 2001, pp. 374–379.
- [68] A. Manthe, L. Zhao, and C.-J. R. Shi, “Symbolic analysis of analog circuits with hard nonlinearity,” in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 542–545.
- [69] A. Manthe, L. Zhao, C.-J. R. Shi, and K. Mayaram, “Symbolic analysis of nonlinear analog circuits,” in *Proc. Design, Automation and Test In Europe. (DATE)*, 2003, pp. 1108–1109.
- [70] J. H. Manton and Y. Hua, “Rank reduction and James-Stein estimation,” *IEEE Trans. on Signal Processing*, vol. 47, no. 11, pp. 3121–3125, Nov. 1999.
- [71] J. H. Manton, R. Mahony, and Y. Hua, “The geometry of weighted low-rank approximations,” *IEEE Trans. on Signal Processing*, vol. 51, no. 2, pp. 500–514, Feb. 2003.
- [72] S. J. Mason, “Feedback theory – some properties of signal flow graphs,” *Proc. IRE*, vol. 45, pp. 829–838, 1953.
- [73] W. Mayeda and S. Seshu, “Topological formulas for networks,” in *Engineering Experimentation Station Bulletin 446*, 1957, university of Illinois, Urbana.
- [74] S. Minato, “Zero-suppressed BDDs for set manipulation in combinatorial problems,” in *Proc. Design Automation Conf. (DAC)*, 1993, pp. 272–277.

- [75] ———, *Binary Decision Diagrams and Application for VLSI CAD*. Boston: Kluwer Academic Publishers, 1996.
- [76] S. Mukhopadhyay, S. Member, A. Raychowdhury, and K. Roy., “Accurate estimation of total leakage in nanometer-scale bulk cmos circuits based on device geometry and doping profile,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 3, pp. 363–381, March 2005.
- [77] R. H. Myers and D. C. Montgomery, *Response Surface Methodology: Process and Product Optimization Using Designed Experiments*. Wiley-Interscience, 2002.
- [78] M. Pedram and S. Nazarian, “Thermal modeling, analysis and management in VLSI circuits: principles and methods,” *Proc. of IEEE, Special Issue on Thermal Analysis of ULSI*, vol. 94, no. 8, pp. 1487–1501, 2006.
- [79] T. Pi and C.-J. Shi, “Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits,” in *Proc. Design Automation Conf. (DAC)*, June 2000, pp. 19–22.
- [80] Z. Qi, S. X.-D. Tan, and P. Liu, “Efficient analog circuit modeling by boolean logic operations,” in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, Sept. 2005, pp. 76–81.
- [81] A. Ramalingam, A. K. Singh, S. R. Nassif, M. Orshansky, and D. Z. Pan, “Accurate waveform modeling using singular value decomposition with applications to timing analysis,” in *Proc. Design Automation Conf. (DAC)*, Jun. 2007, pp. 148–153.
- [82] J. Rissanen, *Minimum description length principles*, ser. Encyclopedia of Statistical Science. New York: Wiley, 1985, vol. V.
- [83] R. Rudell, “Dynamic variable ordering for ordered binary decision diagrams,” in *Proc. Design Automation Conf. (DAC)*, June 1993, pp. 42–47.
- [84] C. Sánchez-López, F. Fernández, and E. Tlelo-Cuautle, “Generalized admittance matrix models of otras and coas,” *Microelectronics Journal*, vol. 41, no. 8, pp. 502–505, 2010, doi: 10.1016/j.mejo.2010.06.010.
- [85] C. Sánchez-López, F. Fernández, E. Tlelo-Cuautle, and S. X.-D. Tan, “Pathological element-based active device models and their application

- to symbolic analysis,” *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 58, no. 3, pp. 1–1, 2011, doi: 10.1109/TCSI.2010.2097696.
- [86] P. Sannuti and N. N. Puri, “Symbolic network analysis—an algebraic formulation,” *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 27, no. 8, pp. 679–687, Aug. 1980.
 - [87] T. Sarkar, F. Hu, Y. Hua, and M. Wick, “A real-time signal processing technique for approximating a function by a sum of complex exponentials utilizing the matrix pencil approach,” *Digital Signal Processing - A Review Journal*, vol. 4, no. 2, pp. 127–140, Apr. 1994.
 - [88] T. Sasao and M. Fujita, *Representations of Discrete Functions*. Kluwer Academic Publishers, 1996.
 - [89] M. Schetzen, *The Volterra and Wiener Theory of Nonlinear Systems*. New York: Wiley, 1981.
 - [90] S. J. Seda, M. G. R. Degrauwe, and W. Fichtner, “A symbolic analysis tool for analog circuit design automation,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 1988, pp. 488–491.
 - [91] —, “Lazy-expansion symbolic expression approximation in synap,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 1992, pp. 310–317.
 - [92] E. T.-C. Sheldon X.-D. Tan, *Recent development in symbolic analysis: An overview, in Design of analog circuits through symbolic analysis*. Bentham Sciences Publishers Ltd., 2011, in book: Design of Analog Circuits through Symbolic Analysis edited by M. Fakhfakh and E. Tlelo-Cuautle and F.V. Fernández.
 - [93] C.-J. Shi and X.-D. Tan, “Symbolic analysis of large analog circuits with determinant decision diagrams,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 1997, pp. 366–373.
 - [94] —, “Efficient derivation of exact s-expanded symbolic expressions for behavioral modeling of analog circuits,” in *Proc. IEEE Custom Integrated Circuits Conference (CICC)*, 1998, pp. 463–466.
 - [95] G. Shi, “Computational complexity analysis of determinant decision diagram,” *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 57, no. 10, pp. 828 –832, October 2010.

- [96] —, “A simple implementation of determinant decision diagram,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, November 2010, pp. 70–76.
- [97] W. Shi, J. Liu, N. Kakani, and T. Yu, “A fast hierarchical algorithm for 3-d capacitance extraction,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 3, pp. 330–336, March 2002.
- [98] K. Singhal and J. Vlach, “Generation of immittance functions in symbolic form for lumped distributed active networks,” *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. CAS-21, pp. 39–45, 1974.
- [99] R. Singhal, A. Balijepalli, A. Subramaniam, F. Liu, S. Nassif, and Y. Cao., “Modeling and analysis of non-rectangular gate for post-lithography circuit simulation,” in *Proc. Design Automation Conf. (DAC)*, June 2007, pp. 823–828.
- [100] J. A. Starzky and A. Konczykowska, “Flowgraph analysis of large electronic networks,” *IEEE Trans. on Circuits and Systems*, vol. 33, no. 3, pp. 302–315, March 1986.
- [101] —, “Flowgraph analysis of large electronic networks,” *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 33, no. 3, pp. 302–315, March 1986.
- [102] M. Stone, “An asymptotic equivalence of the choice of model by cross-validation and Akaike’s criterion,” *Journal of the Royal Statistical Society. Series B (Methodological)*, vol. 39, no. 1, pp. 44–47, 1977.
- [103] S. X.-D. Tan, W. Guo, and Z. Qi, “Hierarchical approach to exact symbolic analysis of large analog circuits,” in *Proc. Design Automation Conf. (DAC)*, June 2004, pp. 860–863.
- [104] S. X.-D. Tan, Z. Qi, and H. Li, “Hierarchical modeling and simulation of large analog circuits,” in *Proc. Design, Automation and Test In Europe. (DATE)*, February 2004, pp. 740–741.
- [105] S. X.-D. Tan and C.-J. Shi, “Parametric analog behavioral modeling based on cancellation-free DDDs,” in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, October 2002.

- [106] —, “Efficient DDD-based term generation algorithm for analog circuit behavioral modeling,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, January 2003, pp. 789–794.
- [107] X. Tan and C.-J. Shi, “Hierarchical symbolic analysis of large analog circuits with determinant decision diagrams,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, vol. VI, 1998, pp. 318–321.
- [108] X.-D. Tan and C.-J. Shi, “Interpretable symbolic small-signal characterization of large analog circuits using determinant decision diagrams,” in *Proc. Design, Automation and Test In Europe. (DATE)*, 1999, pp. 448–453.
- [109] E. Tlelo-Cuautle, Ed., *Advances in Analog Design*. InTech Publisher, 2011.
- [110] —, *Analog Circuits: Applications, Design and Performance*. NOVA Science Publishers, Inc., 2011.
- [111] E. Tlelo-Cuautle, I. Guerra-Gómez, M. D.-V. nor, L. G. de la Fraga, G. Flores-Becerra, G. Reyes-Salgado, C. Reyes-Garcia, and G. Rodriguez-Gómez, “Applications of evolutionary algorithms in the design automation of analog integrated circuits,” *Journal of Applied Sciences*, vol. 10, no. 17, pp. 1859–1872, 2010.
- [112] E. Tlelo-Cuautle, C. Sánchez-López, E. Martinez-Romero, S. X.-D. Tan, P. Li, and M. F. F.V. Fernández, *Behavioral modeling of mixed-mode integrated circuits*. InTech Publisher, 2011, in book: *Advances in Analog Design* edited by E. Tlelo-Cuautle.
- [113] E. Tlelo-Cuautle, C. Sánchez-López, and D. Moro-Frias, “Symbolic analysis of (MO)(I)CCI(II)(III)-based analog circuits,” *International Journal of Circuit Theory and Applications*, vol. 38, no. 6, pp. 649–659, 2010, doi: 10.1002/cta.582.
- [114] P. Vanassche, G. Gielen, and W. Sansen, “Symbolic modeling of periodically time-varying systems using harmonic transfer functions,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 9, pp. 1011–1024, Sept. 2002.
- [115] W. Verhaegen and G. Gielen, “Efficient ddd-based symbolic analysis of large linear analog circuits,” in *Proc. Design Automation Conf. (DAC)*, June 2001, pp. 139–144.

- [116] —, “Symbolic distortion analysis of analog integrated circuits,” in *Proc. European Conference on Circuit Theory and Design*, Aug. 2001, pp. I.21–I.24.
- [117] —, “Symbolic determinant decision diagrams and their use for symbolic modeling of linear analog integrated circuits,” *Kluwer International Journal on Analog Integrated Circuits and Signal Processing*, vol. 31, no. 2, pp. 119–130, May 2002.
- [118] K. Veroy and A. Patera, “Certified real-time solution of the parametrized steady incompressible navier-stokes equations: Rigorous reduced-basis a posteriori error bounds,” *International Journal for Numerical Methods in Fluids*, vol. 47, pp. 773–788, 2005.
- [119] P. Wambacq, G. Gielen, and W. Sansen, “Symbolic simulation of harmonic distortion in analog integrated circuits with weak nonlinearities,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, May 1990, pp. 536–539.
- [120] —, “A cancellation-free algorithm for the symbolic simulation of large analog circuits,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, May 1992, pp. 1157–1160.
- [121] —, “A new reliable approximation method for expanded symbolic network functions,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 1996, pp. 584–587.
- [122] P. Wambacq and W. Sansen, *Distortion Analysis of Analog Integrated Circuits*. Kluwer Academic Publishers, 1998.
- [123] J. M. Wang, B. Srinivas, D. Ma, C. C.-P. Chen, and J. Li, “System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS),” *Proc. IEEE/ACM International conference on Computer-aided design (ICCAD)*, pp. 728–735, 2005.
- [124] W. Wu, L. Jin, J. Yang, P. Liu, and S. X.-D. Tan, “Efficient power modeling and software thermal sensing for runtime temperature monitoring,” *ACM Trans. on Design Automation of Electronics Systems*, vol. 12, no. 3, pp. 1–29, 2007.

- [125] S. Yan, V. Sarim, and W. Shi, “Sparse transformation and preconditioners for 3-d capacitance extraction,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 9, pp. 1420–1426, 2005.
- [126] J. Yang and S. X.-D. Tan, “Behavioral modeling of analog circuits by dynamic semi-symbolic analysis,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, May 2004, pp. V105–108.
- [127] —, “An efficient algorithm for transient and distortion analysis of mildly nonlinear analog circuits,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, May 2004, pp. V129–132.
- [128] Z. You, E. Sánchez-Sinencio, and J. P. de Gyvez, “Analog system-level fault diagnosis based on a symbolic method in the frequency domain,” *IEEE Trans. Instrumentation and Measurement*, vol. 44, no. 1, pp. 28–35, Feb. 1995.
- [129] Q. Yu and C. Sechen, “A unified approach to the approximate symbolic analysis of large analog integrated circuits,” *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 43, no. 8, pp. 656–669, Aug. 1996.