

References

- [1] Z. Qin, S. X.-D. Tan, and C. Cheng, *Symbolic Analysis and Reduction of VLSI Circuits*. Boston, MA: Kluwer Academic Publishers, 2005.
- [2] S. X.-D. Tan and L. He, *Advanced Model Order Reduction Techniques in VLSI Design*. Cambridge University Press, 2007.
- [3] R. Shen, S. X.-D. Tan, and H. Yu, *Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs*. Springer Publishing, 2012.
- [4] R. A. Rutenbar, G. E. Gielen, and B. A. Antao, *Computer-Aided Design of Analog Integrated Circuit and Systems*. IEEE Press and Wiley-Interscience, 2002.
- [5] C.-J. Shi and X.-D. Tan, *Canonical Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams*. IEEE Press and Wiley-Interscience, 2002. Part III and pp.344-361 in *Computer-Aided Design of Analog Integrated Circuit and Systems*, ISBN 0-471-22782-X.
- [6] S. X.-D. Tan and R. Shen, *Chip-Level Statistical Leakage Modeling and Analysis*. Bentham Publishing (www.ebook-engineering.org), 2011. Chapter in *Recent Advancements in Modeling of Semiconductor Processes, Circuits and Chip-Level Interactions*, eISBN: 978-1-60805-074-1.
- [7] S. X.-D. Tan and E. Tlelo-Cuautle, *Recent development in symbolic analysis: an overview*. Bentham Publishing (www.ebook-engineering.org), 2011. Chapter in *Design of Analog Circuits through Symbolic Analysis*, ISBN: 9078-1-60805-095-6.
- [8] S. X.-D. Tan and E. Tlelo-Cuautle, *Symbolic analysis by determinant decision diagrams and applications*. Bentham Publishing (www.ebook-engineering.org), 2011. Chapter in *Design of Analog Circuits through Symbolic Analysis*, ISBN: 9078-1-60805-095-6.
- [9] E. Tlelo-Cuautle, C. Sanchez-Lopez, E. Martinez-Romero, S. X.-D. Tan, P. Li, F. Fernandez, and M. Fakhfakh, *Behavioral modeling of mixed-mode integrated circuits*. INTECH (www.intechweb.org), Feb. 2011. Chapter in *Advances in Analog Circuits*, ISBN 978-953-307-323-1.

- [10] X.-X. Liu, H. Yu, H. Wang, and S. X.-D. Tan, *Analog mismatch analysis by stochastic nonlinear macromodelin*. NOVA Science Publishers Inc., Sept. 2011. Chapter in Analog Circuits: Applications, Design and Performances, ISBN: 978-1-61324-355-8.
- [11] S. X.-D. Tan, X.-X. Liu, E. Mlinar, and E. Tlelo-Cuautle, *Parallel symbolic analysis of large analog circuits on GPU platforms*. INTECH (www.intechweb.org), January 2012. Chapter in VLSI Design, ISBN 978-953-307-884-7.
- [12] S. X.-D. Tan, *Symbolic Analysis of Large Analog Circuits with Determinant Decision Diagrams*. University of Iowa: Ph.D. Thesis, 1999.
- [13] X.-D. Tan, J.-R. Tong, and P.-S. Tang, "A general algorithm for multi-way digital circuit partitioning," *Journal of Electronics*, vol. 24, no. 8, 1996.
- [14] X.-D. Tan, J.-R. Tong, and P.-S. Tang, "A multiple-optimization algorithm for multiple way VLSI network partitioning," *Chinese Journal of Computers*, vol. 19, no. 5, 1996.
- [15] C.-J. Shi and X.-D. Tan, "Canonical symbolic analysis of large analog circuits with determinant decision diagrams," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, pp. 1–18, Jan. 2000.
- [16] X.-D. Tan and C.-J. Shi, "Hierarchical symbolic analysis of large analog circuits via determinant decision diagrams," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, pp. 401–412, April 2000.
- [17] C.-J. Shi and X.-D. Tan, "Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 20, pp. 813–827, April 2001.
- [18] X.-D. Tan and C.-J. Shi, "Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, pp. 277–284, March 2003.
- [19] X.-D. Tan and C.-J. Shi, "Balanced multi-level multi-way partitioning of large analog integrated circuits for hierarchical symbolic analysis," *Integration, the VLSI Journal*, vol. 34, no. 1 and 2, pp. 65–86, 2003.

- [20] X.-D. Tan, C.-J. Shi, D. Lungeanu, and J.-C. Lee, "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, pp. 1678–1684, Dec. 2003.
- [21] S. X.-D. Tan and C.-J. Shi, "Efficient DDD-based interpretable symbolic characterization of large analog circuits," *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science(IEICE)*, vol. E86-A, pp. 3112–3118, Dec. 2003.
- [22] S. X.-D. Tan and C.-J. Shi, "Efficient approximation of symbolic expressions for analog behavioral modeling and analysis," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, pp. 907–918, June 2004.
- [23] W. Guo, S. X.-D. Tan, Z. Luo, and X. Hong, "Partial random walks for transient analysis of large power distribution networks," *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science(IEICE)*, vol. E87-A, pp. 3265–3272, Dec. 2004.
- [24] J. Fu, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan, "A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery," *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science(IEICE)*, vol. E87-A, pp. 3273–3280, Dec. 2004.
- [25] S. X.-D. Tan, "A general hierarchical circuit modeling and simulation algorithm," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, pp. 418–434, April 2005.
- [26] S. X.-D. Tan, W. Guo, and Z. Qi, "Hierarchical approach to exact symbolic analysis of large analog circuits," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, pp. 1241–1250, August 2005.
- [27] Y. Zou, Y. Cai, Q. Zhou, X. Hong, and S. X.-D. Tan, "A fast delay computation for the hybrid structured clock network," *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science(IEICE)*, vol. E88-A, pp. 1964–1970, July 2005.
- [28] Z. Qi, H. Yu, P. Liu, S. X.-D. Tan, and L. He, "Wideband passive multi-port model order reduction and realization of RLCM circuits," *IEEE*

Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, pp. 1496–1509, Aug. 2006.

- [29] J. Yang and S. X.-D. Tan, “Nonlinear transient and distortion analysis via frequency domain volterra series,” *Circuits, Systems and Signal Processing*, vol. 25, no. 3, pp. 295–314, 2006.
- [30] H. Li, J. Fan, Z. Qi, S. X.-D. Tan, L. Wu, Y. Cai, and X. Hong, “Partitioning-based approach to fast on-chip decoupling capacitor budgeting and minimization,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, pp. 2402–2412, Nov. 2006.
- [31] P. Liu, H. Li, L. Jin, W. Wu, S. X.-D. Tan, and J. yang, “Fast thermal simulation for runtime temperature tracking and management,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, pp. 2882–2893, Dec. 2006.
- [32] Y. Cai, J. Fu, X. Hong, S. X.-D. Tan, and Y. Luo, “Power/ground network optimization considering decap leakage currents,” *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 53, pp. 1012–1016, Oct. 2006.
- [33] S. X.-D. Tan, “Symbolic analysis of analog circuits by boolean logic operations,” *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 53, pp. 1313–1317, Nov. 2006.
- [34] J. Fan, S. X.-D. Tan, Y. Cai, and X. Hong, “Partitioning-based decap capacitor budgeting via sequence of linear programming,” *Integration, the VLSI Journal*, vol. 40, pp. 516–524, March 2007.
- [35] P. Liu, S. X.-D. Tan, J. Kong, B. McGaughy, and L. He, “TermMerg: An efficient terminal reduction method for interconnect circuits,” *tcad*, vol. 26, pp. 1382–1392, Aug. 2007.
- [36] Y. Cai, Z. Pan, S. X.-D. Tan, X. Hong, and J. Fu, “Fast analysis of power/ground networks via circuit reduction,” *Chinese Journal of Semiconductors*, vol. 26, no. 7, pp. 1340–1345, 2005.
- [37] J. Shi, Y. Cai, J. Fan, S. X.-D. Tan, and X. Hong, “Pattern-based iterative method for extreme large power/ground analysis,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, pp. 680–692, Apr. 2007.

- [38] W. Wu, L. Jin, J. Yang, P. Liu, and S. X.-D. Tan, "Efficient power modeling and software thermal sensing for runtime temperature monitoring," *ACM Trans. on Design Automation of Electronics Systems*, vol. 12, no. 3, pp. 1–29, 2007.
- [39] B. Liu and S. X.-D. Tan, "Minimum decoupling capacitor insertion in VLSI power/ground supply networks by semidefinite and linear programs," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 15, pp. 1284–1287, Nov. 2007.
- [40] Z. Luo, Y. Cai, S. X.-D. Tan, X. Hong, Y. Wang, Z. Pan, , and J. Fu, "Time-domain analysis methodology for large-scale RLC circuits and its applications," *Science in China F Series*, vol. 49, pp. 665–680, Oct. 2006.
- [41] P. Liu, S. X.-D. Tan, B. Yan, and B. McGaughy, "An efficient terminal and model order reduction algorithm," *Integration, the VLSI Journal*, vol. 41, pp. 210–218, Feb. 2008.
- [42] Y. Cai, L. Kang, J. Shi, X. Hong, and S. X.-D. Tan, "Random walk guided decap embedding for power/ground network optimization," *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 55, pp. 36–40, Jan. 2008.
- [43] Y. Cai, J. Shi, Z. Pan, X. Hong, and S. X.-D. Tan, "Large scale p/G grid transient simulation using hierarchical relaxed approach," *Integration, the VLSI Journal*, vol. 41, pp. 153–160, Jan. 2008.
- [44] N. Mi, J. Fan, S. X.-D. Tan, Y. Cai, and X. Hong, "Statistical analysis of on-chip power delivery networks considering lognormal leakage current variations with spatial correlations," *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 55, pp. 2064–2075, Aug. 2008.
- [45] B. Yan, S. X.-D. Tan, and B. McGaughy, "Second-order balanced truncation for passive-model order reduction of RLCK circuits," *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 55, no. 9, pp. 942–946, 2008.
- [46] N. Mi, B. Yan, and S. X.-D. Tan, "Multiple block structure-preserving reduced order modeling of interconnect circuits," *Integration, the VLSI Journal*, vol. 42, no. 2, pp. 158–168, 2009.

- [47] S. X.-D. Tan, P. Liu, L. Jiang, W. Wu, and M. Tirumala, "A fast architecture-level thermal analysis method for runtime thermal regulation," *ASP Journal of Low Power Electronics (JOLPE)*, 2008. in press.
- [48] N. Mi, S. X.-D. Tan, Y. Cai, and X. Hong, "Fast variational analysis of on-chip power grids by stochastic extended krylov subspace method," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 11, pp. 1996–2006, 2008.
- [49] D. Li, S. X.-D. Tan, and L. Wu, "Hierarchical Krylov subspace based reduction of large interconnects," *Integration, the VLSI Journal*, vol. 42, no. 2, pp. 193–202, 2009.
- [50] D. Li, S. X.-D. Tan, E. H. Pacheco, and M. Tirumala, "Architecture-level thermal characterization for multi-core microprocessors," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 17, no. 10, pp. 1495–1507, 2009.
- [51] R. Shen, S. X.-D. Tan, J. Cui, W. Yu, Y. Cai, and G. Chen, "Variational capacitance extraction and modeling based on orthogonal polynomial method," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 18, no. 11, pp. 1556–1565, 2010.
- [52] H. Yu, C. Chu, Y. Shi, D. Smart, L. He, and S. X.-D. Tan, "Fast analysis of a large-scale inductive interconnect by block-structure-preserved macromodeling," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 18, no. 10, pp. 1399–1411, 2010.
- [53] D. Li, S. X.-D. Tan, E. H. Pacheco, and M. Tirumala, "Fast analysis of on-chip power grid circuits by extended truncated balanced realization method," *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science(IEICE)*, vol. E92-A, no. 12, pp. 3061–3069, 2009.
- [54] R. Shen, S. X.-D. Tan, N. Mi, and Y. Cai, "Statistical modeling and analysis of chip-level leakage power by spectral stochastic method," *Integration, the VLSI Journal*, vol. 43, pp. 156–165, January 2010.
- [55] D. Li, S. X.-D. Tan, E. H. Pacheco, and M. Tirumala, "Parameterized architecture-level dynamic thermal models for multicore microprocessors," *ACM Trans. Des. Autom. Electron. Syst.*, vol. 15, no. 2, pp. 1–22, 2010.

- [56] D. Li and S. X.-D. Tan, "Statistical analysis of large on-chip power grid networks by variational reduction scheme," *Integration, the VLSI Journal*, vol. 43, pp. 167–175, April 2010.
- [57] E. Tlelo-Cuautle, C. Sánchez-López, E. Martinez-Romero, and S. X.-D. Tan, "Symbolic analysis of analog circuits containing voltage mirrors and current mirrors," *Analog Integr Circ Sig Process*, vol. 65, pp. 89–95, October 2010.
- [58] B. Yan, S. X.-D. Tan, and J. Fan, "Passive rational interpolation based reduction via caratheodory extension for general systems," *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 57, no. 9, pp. 750–755, 2010.
- [59] T. Eguia, S. X.-D. Tan, R. Shen, D. Li, E. H. Pacheco, M. Tirumala, and L. Wang, "General parameterized thermal modeling for high-performance microprocessor design," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, 2011.
- [60] C. Sánchez-López, F. Fernández, E. Tlelo-Cuautle, and S. X.-D. Tan, "Pathological element-based active device models and their application to symbolic analysis," *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 58, no. 3, pp. 1–1, 2011. DOI: 10.1109/TCSI.2010.2097696.
- [61] C. Sánchez-López, F. V. Fernández, E. Tlelo-Cuautle, and S. X.-D. Tan, "Pathological element-based active device models and their application to symbolic analysis," *IEEE Transactions on Circuits and Systems I: Regular papers*, vol. 58, pp. 1382–1395, June 2011.
- [62] A. A. Palma-Rodriguez, E. Tlelo-Cuautle, S. Rodriguez-Chavez, and S. X.-D. Tan, "DDD-based symbolic sensitivity analysis of active filters," in *Proc. Intl. Caribbean Conf. on Circuits, Devices, and Systems (ICCDACS)*, pp. 170–173, March 2012.
- [63] B. Yan, S. X.-D. Tan, L. Zhou, J. Chen, and R. Shen, "Decentralized model order reduction of linear networks with massive ports," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 20, pp. 865–876, May 2011.
- [64] H. Wang, H. Yu, and S. X.-D. Tan, "Fast timing analysis of clock networks considering environmental uncertainty," *Integration, the VLSI Journal*, 2011. <http://dx.doi.org/10.1016/j.vlsi.2011.03.001>.

- [65] Z. Hao, S. X.-D. Tan, E. Tlelo-Cuautle, J. Relles, C. Hu, W. Yu, Y. Cai, and G. Shi, "Statistical extraction and modeling of inductance considering spatial correlation," *Analog Integr Circ Sig Process*, 2011. doi:10.1007/s10470-011-9720-8.
- [66] H. Wang, S. X.-D. Tan, and R. Rakib, "Compact modeling of interconnect circuits over wide frequency band by adaptive complex-valued sampling method," *ACM Trans. on Design Automation of Electronics Systems*, vol. 17, no. 1, pp. 5:1–5:22, 2012.
- [67] F. Gong, X. Liu, H. Yu, S. X. Tan, and L. He, "A fast non-Monte-Carlo yield analysis and optimization by stochastic orthogonal polynomials," *ACM Trans. on Design Automation of Electronics Systems*, vol. 17, pp. 10:1–10:23, Jan. 2012.
- [68] Z. Hao, S. X.-D. Tan, and G. Shi, "Statistical full-chip total power estimation considering spatially correlated process variations," *Integration, the VLSI Journal*, 2011. doi:10.1016/j.vlsi.2011.12.004.
- [69] R. Shen, S. X.-D. Tan, H. Wang, and J. Xiong, "Fast statistical full-chip leakage analysis for nanometer vlsi systems," *ACM Trans. Des. Autom. Electron. Syst.*, vol. 17, pp. 51:1–51:19, Oct. 2012.
- [70] H. Wang, S. X.-D. Tan, D. Li, A. Gupta, and Y. Yuan, "Composable thermal modeling and simulation for architecture-level thermal designs of multicore microprocessors," *ACM Trans. Des. Autom. Electron. Syst.*, vol. 18, pp. 28:1–28:27, Apr. 2013.
- [71] X.-D. Tan, J.-R. Tong, and P.-S. Tang, "Design tool integration and control using object oriented approach," in *IEEE International Conference on Application Specific Integrated Circuits(ASICON)*, pp. 21–24, Oct. 1994.
- [72] X.-D. Tan, J.-R. Tong, and P.-S. Tang, "Improved min-cut algorithm for multi-way VLSI network partitioning," in *Proc. Int. Computer Aided Design and Graphics (CAD/Graphics)*, pp. 651–656, Oct. 1995.
- [73] X.-D. Tan, J.-R. Tong, P.-S. Tang, N. Park, and F. Lombardi, "An efficient multi-way algorithm for balanced partitioning of VLSI circuits," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, pp. 608–613, Oct. 1997.

- [74] C.-J. Shi, Y. Ye, and X.-D. Tan, "Behavioral model optimization via sensitivity-enhanced genetic search," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 17–24, Oct. 1997.
- [75] C.-J. Shi and X.-D. Tan, "Symbolic analysis of large analog circuits with determinant decision diagrams," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, pp. 366–373, Nov. 1997.
- [76] C.-J. Shi and X.-D. Tan, "Efficient derivation of exact s-expanded symbolic expressions for behavioral modeling of analog circuits," in *Proc. IEEE Custom Integrated Circuits Conference (CICC)*, pp. 463–466, 1998.
- [77] X.-D. Tan and C.-J. Shi, "Hierarchical symbolic analysis of large analog circuits with determinant decision diagrams," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, vol. VI, pp. 318–321, 1998.
- [78] X.-D. Tan and C.-J. Shi, "Balanced multi-level multi-way partitioning of large analog circuits for hierarchical symbolic analysis," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, vol. 1, pp. 1–4, Jan. 1999.
- [79] X.-D. Tan and C.-J. Shi, "Interpretable symbolic small-signal characterization of large analog circuits using determinant decision diagrams," in *Proc. Design, Automation and Test In Europe. (DATE)*, pp. 448–453, 1999.
- [80] X.-D. Tan, C.-J. Shi, D. Lungeanu, J.-C. Lee, and L.-P. Yuan, "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings," in *Proc. Design Automation Conf. (DAC)*, pp. 78–83, June 1999.
- [81] X.-D. Tan and C.-J. Shi, "Symbolic circuit-noise analysis and modeling with determinant decision diagrams," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 283–287, Jan. 2000.
- [82] X.-D. Tan and C.-J. Shi, "Fast power/ground network optimization based on equivalent circuit modeling," in *Proc. Design Automation Conf. (DAC)*, pp. 550–554, June 2001.
- [83] S. X.-D. Tan and C.-J. Shi, "Parametric analog behavioral modeling based on cancellation-free DDDs," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, Oct. 2002.

- [84] S. X.-D. Tan and C.-J. Shi, "Efficient DDD-based term generation algorithm for analog circuit behavioral modeling," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 789–794, Jan. 2003.
- [85] Q.-D. Qian and S. X.-D. Tan, "Advanced physical models for mask data verification and impacts on physical layout synthesis," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 125–130, March 2003.
- [86] S. X.-D. Tan and J. Yang, "Hurwitz stable model reduction for non-tree structured RLCK circuits," in *IEEE Int. System-on-Chip Conf. (SOC)*, pp. 239–242, Sept. 2003.
- [87] W. Guo and S. X.-D. Tan, "Circuit level alternating-direction-implicit approach to transient analysis of power distribution networks," in *IEEE International Conference on Application Specific Integrated Circuits (ASICON)*, pp. 246–249, Oct. 2003. Invited.
- [88] S. X.-D. Tan, "A general s-domain hierarchical network reduction algorithm," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, pp. 650–657, Nov. 2003.
- [89] J. Fu, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan, "A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 505–510, Jan. 2004.
- [90] S. X.-D. Tan, Z. Qi, and H. Li, "Hierarchical modeling and simulation of large analog circuits," in *Proc. Design, Automation and Test In Europe. (DATE)*, vol. 1, pp. 740–741, Feb. 2004.
- [91] Z. Pan, Y. Cai, S. X.-D. Tan, Z. Luo, and X. Hong, "Transient analysis of on-chip power distribution networks using equivalent circuit modeling," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, 2004.
- [92] J. Yang and S. X.-D. Tan, "Behavioral modeling of analog circuits by dynamic semi-symbolic analysis," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, vol. 5, pp. V105–108, May 2004.
- [93] J. Yang and S. X.-D. Tan, "An efficient algorithm for transient and distortion analysis of mildly nonlinear analog circuits," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, vol. 5, pp. V129–132, May 2004.

- [94] W. Guo, S. X.-D. Tan, Z. Luo, and X. Hong, "Partial random walk for large linear network analysis," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, vol. 5, pp. V173–176, May 2004.
- [95] S. X.-D. Tan, W. Guo, and Z. Qi, "Hierarchical approach to exact symbolic analysis of large analog circuits," in *Proc. Design Automation Conf. (DAC)*, pp. 860–863, June 2004.
- [96] R. Lysecky, F. Vahid, and S. X.-D. Tan, "Dynamic FPGA routing for just-in-time FPGA compilation," in *Proc. Design Automation Conf. (DAC)*, pp. 954–959, June 2004.
- [97] H. Yu, L. He, and S. X.-D. Tan, "Compact macro-modeling for on-chip RF passive components," in *Proc. IEEE International Conference on Communications, Circuits and Systems*, vol. 2, pp. 1195–1199, June 2004.
- [98] J. Fu, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan, "Simultaneous wire sizing and decoupling capacitance budgeting for robust on-chip power delivery," in *International Workshop Power and Timing Modeling, Optimization and Simulation*, pp. 433–441, 2004.
- [99] L. Zhang, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and J. Fu, "Optimal wire sizing in the early stage design of on-chip power/ground (P/G) networks," in *International Conf. Solid State and Integrated Circuit Technology (ICSICT)*, vol. 3, pp. 1936–1939, Oct. 2004.
- [100] X. Wang, Z. Luo, X. Hong, Y. Cai, and S. X.-D. Tan, "EQUADI: A linear complexity algorithm for transient analysis for power/ground(P/G) networks in ASICs," in *International Conf. Solid State and Integrated Circuit Technology (ICSICT)*, vol. 3, pp. 1952–1955, Oct. 2004.
- [101] Y. Zou, Y. Cai, Q. Zhou, X. Hong, and S. X.-D. Tan, "A fast delay analysis algorithm for the hybrid structured clock network," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, pp. 344–349, Oct. 2004.
- [102] Z. Qi, S. X.-D. Tan, H. Yu, L. He, and P. Liu, "Wideband modeling of RF/analog circuits via hierarchical multi-point model order reduction," in *Proc. Asia South Pacific Design Automation Conf. (ASP-DAC)*, vol. 1, pp. 224–229, Jan. 2005.
- [103] H. Yu, L. He, Z. Qi, and S. X.-D. Tan, "A wideband hierarchical circuit reduction for massively coupled interconnects," in *Proc. Asia South*

- Pacific Design Automation Conf. (ASPDAC)*, vol. 1, pp. 111–114, Jan. 2005.
- [104] J. Fu, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan, “VLSI on-chip power/ground network optimization considering decap leakage currents,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, vol. 2, pp. 735–738, Jan. 2005.
 - [105] Z. Pan, Y. Cai, Z. Luo, X. Hong, S. X.-D. Tan, W. Hou, and L. Wu, “Relaxed hierarchical power/ground grid analysis,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, vol. 2, pp. 1090–1093, Jan. 2005.
 - [106] Y. Zou, Q. Zhou, Y. Cai, X. Hong, and S. X.-D. Tan, “Analysis of buffered hybrid structured clock networks,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, vol. 1, pp. 93–98, Jan. 2005.
 - [107] P. Liu, Z. Qi, and S. X.-D. Tan, “Passive hierarchical model order reduction and realization of RLCM circuits,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 603–608, March 2005.
 - [108] Z. Qi, H. Li, S. X.-D. Tan, L. Wu, Y. Cai, and X. Hong, “Fast decap allocation algorithm for robust on-chip power delivery,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 542–547, March 2005.
 - [109] R. Lysecky, F. Vahid, and S. X.-D. Tan, “A study of the scalability of on-chip routing for just-in-time FPGA compilation,” in *Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)*, pp. 57–62, Apr. 2005.
 - [110] H. Li, Z. Qi, S. X.-D. Tan, L. Wu, Y. Cai, and X. Hong, “Partitioning-based approach to fast on-chip decap budgeting and minimization,” in *Proc. Design Automation Conf. (DAC)*, pp. 170–175, June 2005.
 - [111] J. Shi, Y. Cai, X. Hong, and S. X.-D. Tan, “Efficient simulation of power/ground networks with packages and vias,” in *International Workshop Power and Timing Modeling, Optimization and Simulation*, pp. 257–266, Sept. 2005.
 - [112] P. Liu, Z. Qi, A. Aviles, and S. X.-D. Tan, “A general method for multi-port active network reduction and realization,” in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 7–12, Sept. 2005.

- [113] Z. Qi, S. X.-D. Tan, and P. Liu, "Efficient analog circuit modeling by boolean logic operations," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 76–81, Sept. 2005.
- [114] J. Yang, S. X.-D. Tan, Z. Qi, and M. Gawecki, "Hierarchical symbolic piecewise-linear circuit analysis," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 140–145, Sept. 2005.
- [115] H. Yu, L. He, and S. X.-D. Tan, "Block structure preserving model reduction," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 1–6, Sept. 2005.
- [116] H. Li, P. Liu, Z. Qi, L. Jin, W. Wu, S. X.-D. Tan, and J. Yang, "Efficient thermal simulation for run-time temperature tracking and management," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, pp. 130–133, Oct. 2005.
- [117] Z. Qi, J. Fan, H. Li, Y. C. S. X.-D. Tan, and X. Hong, "On-chip decoupling capacitor budgeting by sequence of linear programming," in *IEEE International Conference on Application Specific Integrated Circuits(ASICON)*, pp. 98–101, Oct. 2005.
- [118] P. Liu, S. X.-D. Tan, H. Li, Z. Qi, J. Kong, B. McGaughy, and L. He, "An efficient method for terminal reduction of interconnect circuits considering delay variations," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, pp. 821–826, Nov 2005.
- [119] P. Liu, H. L. Z. Qi, L. Jin, S. X.-D. T. W. Wu, and J. Yang, "Fast thermal simulation for architecture level dynamic thermal management," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, pp. 639–644, Nov 2005.
- [120] J. Shi, Y. Cai, S. X.-D. Tan, and X. Hong, "Efficient early stage resonance estimation techniques for c4 package," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 826–831, Jan. 2006.
- [121] J. Fan, I. Liao, S. X.-D. Tan, Y. Cai, and X. Hong, "Localized on-chip power delivery network optimization via sequence of linear programming," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 272–277, March 2006.

- [122] P. Liu, S. X.-D. Tan, B. McGaughy, and L. Wu, "Compact reduced order modeling for multiple-port interconnects," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 413–418, March 2006.
- [123] A. Kahng, B. Liu, and S. X.-D. Tan, "SMM: Scalable analysis of power delivery networks by stochastic moment matching," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 638–643, March 2006.
- [124] J. Shi, Y. Cai, X. Hong, and S. X.-D. Tan, "High accurate pattern based precondition method for extremely large power/ground grid analysis," in *Proc. Int. Symp. on Physical Design (ISPD)*, pp. 108–113, April 2006.
- [125] A. Kahng, B. Liu, and S. X.-D. Tan, "Efficient decoupling capacitor planning via convex programming methods," in *Proc. Int. Symp. on Physical Design (ISPD)*, pp. 102–107, April 2006.
- [126] W. Wu, L. Jin, J. Yang, P. Liu, and S. X.-D. Tan, "A systematic method for functional unit power estimation in microprocessors," in *Proc. Design Automation Conf. (DAC)*, pp. 554–557, June 2006.
- [127] N. Mi, J. Fan, and S. X.-D. Tan, "Statistical analysis of power grid networks considering lognormal leakage current variations with spatial correlation," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, pp. 56–62, 2006.
- [128] P. Liu, S. X.-D. Tan, B. Yan, and B. McGaughy, "An extended SVD-based terminal and model order reduction algorithm," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 44–49, Sept. 2006.
- [129] J. Fan, N. Mi, and S. X.-D. Tan, "Variational compact modeling and simulation for linear dynamic systems," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 17–22, Sept. 2006.
- [130] N. Mi, J. Fan, and S. X.-D. Tan, "Simulation of power grid networks considering wires and lognormal leakage current variations," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 73–78, Sept. 2006.

- [131] B. Yan, S. X.-D. Tan, P. Liu, and B. McGaughy, "Passive interconnect macromodeling via balanced truncation of linear systems in descriptor form," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 355–360, Jan. 2007.
- [132] Y. Zou, Y. Cai, Q. Zhou, X. Hong, S. X.-D. Tan, and L. Kang, "Practical implementation of stochastic parameterized model order reduction via hermite polynomial chaos," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 367–372, Jan. 2007.
- [133] L. Kang, Y. Cai, X. Hong, and S. X.-D. Tan, "Fast decoupling capacitor budgeting for power/ground networks using random walk approach," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 751–756, Jan. 2007.
- [134] B. Yan, P. Liu, S. X.-D. Tan, and B. McGaughy, "Passive modeling of interconnects by waveform shaping," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 356–361, March 2007.
- [135] N. Mi, B. Yan, S. X.-D. Tan, and H. Yu, "General block structure-preserving reduced order modeling of linear dynamic circuits," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 633–638, March 2007.
- [136] J. Fan, N. Mi, S. X.-D. Tan, Y. Cai, and X. Hong, "Statistical model order reduction for interconnect circuits considering spatial correlations," in *Proc. Design, Automation and Test In Europe. (DATE)*, pp. 1508–1513, 2007.
- [137] B. Yan, S. X.-D. Tan, P. Liu, and B. McGaughy, "SBPOR: second-order balanced truncation for passive model order reduction of RLC circuits," in *Proc. Design Automation Conf. (DAC)*, pp. 158–161, June 2007.
- [138] N. Mi, S. X.-D. Tan, P. Liu, J. Cui, Y. Cai, and X. Hong, "Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, pp. 48–53, 2007.
- [139] D. Li, S. X.-D. Tan, and M. Tirumala, "Architecture-level thermal behavioral models for quad-core microprocessors," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 22–27, 2007.

- [140] J. Fan, G. Yu, J. Tan, and S. X.-D. Tan, "Modeling and analysis of biological cells in DRAM implementation," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, pp. 90–93, 2007.
- [141] J. Fan, N. Mi, and S. X.-D. Tan, "Voltage drop reduction for on-chip power delivery considering leakage current variations," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, (Piscataway, NJ, USA), pp. 78–83, IEEE Press, 2007.
- [142] W. Wu, J. Yang, S. X.-D. Tan, and S.-L. Lu, "Improving the reliability of on-chip caches under process variations," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, pp. 325–332, 2007.
- [143] X. Yuan, J. Fan, B. Liu, and S. X.-D. Tan, "Stochastic based extended krylov subspace method for power/ground network analysis," in *IEEE International Conference on Application Specific Integrated Circuits(ASICON)*, pp. 1100–1103, 2007.
- [144] L. Kang, Y. Cai, J. Shi, X. Hong, S. X.-D. Tan, and X. Wang, "Simultaneous switching noise consideration for power/ground network optimization," in *Proc. Computer Aided Design and Computer Graphics*, pp. 332–337, 2007.
- [145] D. Li, S. X.-D. Tan, and B. McGaughy, "Hierarchical krylov subspace reduced order modeling of large RLC circuits," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 170–175, Jan. 2008.
- [146] D. Li, S. X.-D. Tan, and B. McGaughy, "ETBR: Extended truncated balanced realization method for on-chip power grid network analysis," in *Proc. Design, Automation and Test In Europe. (DATE)*, pp. 432–437, 2008.
- [147] D. Li *et al.*, "ETBR: Extended truncated balanced realization method for on-chip power grid network analysis," in *Proc. DATE*, pp. 432–437, 2008.
- [148] Z. Luo and S. X.-D. Tan, "Statistic analysis of power/ground networks using single-node SOR method," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 867–872, 2008.
- [149] P. Liu, W. W. S. X.-D. Tan, and M. Tirumala, "FEKIS: A fast architecture-level thermal analyzer for online thermal regulation," in

Proc. IEEE/ACM International Great Lakes Symposium on VLSI (GLSVLSI), pp. 411–416, 2008.

- [150] J. Cui, G. Chen, R. Shen, S. X.-D. Tan, W. Yu, and J. Tong, “Variational capacitance modeling using orthogonal polynomial method,” in *Proc. IEEE/ACM International Great Lakes Symposium on VLSI*, pp. 23–28, 2008.
- [151] B. Yan, L. Zhou, S. X.-D. Tan, J. Chen, and B. McGaughy, “DeMOR: Decentralized model order reduction of linear networks with massive ports,” in *Proc. Design Automation Conf. (DAC)*, pp. 409–414, 2008.
- [152] B. Yan, H. Wang, and S. X.-D. Tan, “A survey of RLCK reduction and simulation methods by fast truncated balanced realization,” in *International Conf. Solid State and Integrated Circuit Technology (ICSICT)*, pp. 2236–2239, Oct. 2008.
- [153] B. Yan, S. X.-D. Tan, G. Chen, and L. Wu, “Modeling and simulation for on-chip power grid networks by locally dominant krylov subspace method,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, pp. 744–749, Nov. 2008.
- [154] D. Li, S. X.-D. Tan, E. H. Pacheco, and M. Tirumala, “Parameterized transient thermal behavioral modeling for chip multiprocessors,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, pp. 611–617, Nov. 2008.
- [155] H. Wang, H. Yu, and S. X.-D. Tan, “Fast analysis of non-tree clock network considering environmental uncertainty by parameterized and incremental macromodeling,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 379–384, Jan. 2009.
- [156] D. Li, S. X.-D. Tan, G. Chen, and X. Zeng, “Statistical analysis of on-chip power grid networks by variational extended truncated balanced realization method,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 272–277, Jan. 2009.
- [157] R. Shen, N. Mi, S. X.-D. Tan, Y. Cai, and X. Hong, “Statistical modeling and analysis of chip-level leakage power by spectral stochastic method,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 161–166, Jan. 2009.

- [158] T. Eguia, N. Mi, and S. X.-D. Tan, “Statistical decoupling capacitance allocation by efficient numerical quadrature method,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, March 2009.
- [159] X. Wang, Y. C. S. X.-D. Tan, , X. Hong, and J. Relles, “An efficient decoupling capacitance optimization using piecewise polynomial models,” in *Proc. Design, Automation and Test In Europe. (DATE)*, pp. 1190–1195, March 2009.
- [160] J. Shi, Y. Cai, W. Hou, L. Ma, S. X.-D. Tan, P.-H. Ho, and X. Wang, “GPU friendly fast Poisson solver for structured power grid network analysis,” in *Proc. Design Automation Conf. (DAC)*, pp. 178–183, July 2009.
- [161] Z. Luo, J. Fan, and S. X.-D. Tan, “Localized statistical 3D thermal analysis considering electro-thermal coupling,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 1289–1292, May 2009.
- [162] X. Wang, Y. Cai, Q. Zhou, S. X.-D. Tan, and T. Eguia, “Decoupling capacitance efficient placement for reducing transient power supply noise,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, pp. 745–751, Nov. 2009.
- [163] T. Eguia, S. X.-D. Tan, E. H. Pacheco, and M. Tirumala, “Architecture level thermal modeling for multi-core systems using subspace system method,” in *IEEE International Conference on Application Specific Integrated Circuits(ASICON)*, pp. 714–717, March 2009.
- [164] H. Yu and S. X.-D. Tan, “Recent advance in computational prototyping for analysis of high-performance analog/RF ICs,” in *IEEE International Conference on Application Specific Integrated Circuits(ASICON)*, pp. 760–763, Oct. 2009.
- [165] E. Tlelo-Cuautle, E. Martinez-Romero, C. Sánchez-López, and S. X.D.-Tan, “Symbolic formulation method for mixed-mode analog circuits using nullors,” in *Proc. 16th IEEE International Conference on Electronics, Circuits and Systems (ICECS09)*, Dec. 2009.
- [166] H. Yu, X. Liu, H. Wang, and S. X.-D. Tan, “A fast analog mismatch analysis by an incremental and stochastic trajectory piecewise linear macromodel,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 211–216, Jan. 2010.

- [167] D. Li, S. X.-D. Tan, N. Mi, and Y. Cai, “Efficient power grid integrity analysis using on-the-fly error check and reduction,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 763–768, Jan. 2010.
- [168] H. Wang, S. X.-D. Tan, and G. Chen, “Wideband reduced modeling of interconnect circuits by adaptive complex-valued sampling method,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 31–36, Jan. 2010.
- [169] B. Yan, S. X.-D. Tan, G. Chen, and Y. Cai, “Model reduction of interconnects via double gramians approximation,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 25–30, Jan. 2010.
- [170] T. Eguia, S. X.-D. Tan, R. Shen, E. H. Pacheco, and M. Tirumala, “General behavioral thermal modeling and characterization for multi-core microprocessor design,” in *Proc. Design, Automation and Test In Europe. (DATE)*, pp. 1136–1141, March 2010.
- [171] R. Shen, S. X.-D. Tan, and J. Xiong, “A linear statistical analysis for full-chip leakage power with spatial correlation,” in *Proc. IEEE/ACM International Great Lakes Symposium on VLSI (GLSVLSI)*, pp. 227–232, May 2010.
- [172] R. Shen, S. X.-D. Tan, and J. Xiong, “A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation,” in *Proc. Design Automation Conf. (DAC)*, pp. 481–486, Jun. 2010.
- [173] X.-X. Liu, H. Yu, and S. X.-D. Tan, “A robust periodic Arnoldi shooting algorithm for efficient large-scale rf/mmhc simulation,” in *Proc. Design Automation Conf. (DAC)*, pp. 573–578, Jun. 2010.
- [174] X.-X. Liu, H. Yu, and S. X.-D. Tan, “A robust periodic Arnoldi shooting algorithm for efficient large-scale rf/mmhc simulation,” in *Proc. Design Automation Conf. (DAC)*, pp. 573–578, Jun. 2010.
- [175] E. Tlelo-Cuautle, E. Martínez-Romero, C. Sánchez-López, and S. X.-D. Tan, “Symbolic behavioral modeling of low voltage amplifiers,” in *Proc. IEEE International Conference on Electrical Engineering, Computing Science and Automatic Control*, pp. 510–514, Sep. 2010.
- [176] E. Martínez-Romero, E. Tlelo-Cuautle, C. Sánchez-López, and S. X.-D. Tan, “Symbolic noise analysis of low voltage amplifiers by using

- nullors,” in *Proc. IEEE International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design*, Oct. 2010.
- [177] J. Relles, M. Ngan, E. Tlelo-Cuautle, S. X.-D. Tan, C. Hu, W. Yu, and Y. Cai, “Statistical extraction and modeling of 3D inductance with spatial correlation,” in *Proc. IEEE International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design*, Oct. 2010.
 - [178] H. Wang, D. Li, S. X.-D. Tan, M. Tirumala, and A. Gupta, “Composable thermal modeling and analysis for design explorations of multi-core microprocessors,” in *Proc. IEEE Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)*, Oct. 2010.
 - [179] S. X.-D. Tan, H. Wang, and B. Yan, “UiMOR – UC Riverside model order reduction tool for post-layout wideband interconnect modeling,” in *International Conf. Solid State and Integrated Circuit Technology (ICSICT)*, Oct. 2010.
 - [180] “UiMOR – UC Riverside Model Order Reduction Tool Suite.” http://www.ee.ucr.edu/~stan/project/uimor/uimor_main.htm.
 - [181] K. Ma, L. Wang, X. Zhou, S. X.-D. Tan, and J. Tong, “General switch box modeling and optimization for fpga routing architectures,” in *The 2010 International Conference on Field-Programmable Technology*, Dec. 2010.
 - [182] X.-X. Liu, H. Yu, J. Relles, and S. X.-D. Tan, “A structured parallel periodic Arnoldi shooting algorithm for RF-PSS analysis based on GPU platforms,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 13–18, Jan. 2011.
 - [183] Z. Hao, R. Shen, S. X.-D. Tan, B. Liu, G. Shi, and Y. Cai, “Statistical full-chip dynamic power estimation considering spatial correlations,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 677–782, March 2011.
 - [184] Z. Hao, S. X.-D. Tan, and G. Shi, “An efficient statistical chip-level total power estimation method considering process variations with spatial correlation,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 671–676, March 2011.

- [185] Z. H. J. Lu and S. X.-D. Tan, “Graph-based parallel analysis of large analog circuits based on gpu platforms,” in *ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU Workshop)*, April 2011.
- [186] Z. Hao, R. Shen, S. X.-D. Tan, and G. Shi, “Performance bound analysis of analog circuits considering process variations,” in *Proc. Design Automation Conf. (DAC)*, pp. 310–315, July 2011.
- [187] Z. Liu, S. X.-D. Tan, H. Wang, R. Quintanilla, and A. Gupta, “Compact thermal modeling for package design with practical power maps,” in *1st International IEEE Workshop on Thermal Modeling and Management: Chips to Data Centers, (TEMM)*, July 2011.
- [188] Z. Liu, S. X.-D. Tan, H. Wang, R. Quintanilla, and A. Gupta, “Compact behavioral thermal modeling for microprocessor design with spatially correlated power inputs,” in *TECHCON’2011*, Sept. 2011.
- [189] H. Wang, S. X.-D. Tan, G. Liao, R. Quintanilla, and A. Gupta, “Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2011.
- [190] S. Swarup, S. X.-D. Tan, Z. Liu, H. Wang, Z. Hao, and G. Shi, “Battery state of charge estimation using adaptive subspace identification method,” in *IEEE International Conference on Application Specific Integrated Circuits (ASIC)*, Oct. 2011.
- [191] X.-X. Liu, S. X.-D. Tan, Z. Hao, and G. Shi, “Time-domain performance bound analysis of analog circuits considering process variations,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2012.
- [192] X. Liu, S. X.-D. Tan, H. Wang, and H. Yu, “A GPU-accelerated envelope-following method for switching power converter simulation,” in *Proc. Design, Automation and Test In Europe. (DATE)*, pp. 1349–1354, March 2012.
- [193] X.-X. Liu, S. X.-D. Tan, and H. Wang, “Parallel statistical analysis of analog circuits by gpu-accelerated graph-based approach,” in *Proc. Design, Automation and Test In Europe. (DATE)*, pp. 851–857, March 2012.

- [194] H. Wang, S. X.-D. Tan, X. Liu, and A. Gupta, "Runtime power estimator calibration for high-performance microprocessors," in *Proc. Design, Automation and Test In Europe. (DATE)*, pp. 352–357, March 2012.
- [195] X. Liu, Z. Liu, S. X.-D. Tan, and J. Gordon, "Full-chip thermal analysis of 3D ICs with liquid cooling by GPU-accelerated gmres method," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, pp. 352–357, March 2012.
- [196] R. Shen, S. X.-D. Tan, and X.-X. Liu, "A new voltage binning technique for yield improvement based on graph theory," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, March 2012.
- [197] X. Liu, S. X.-D. Tan, Z. Liu, H. Wang, and T. Xu, "Transient analysis of large linear dynamic networks on hybrid gpu-multicore platforms," in *10th IEEE International NEWCAS Conference*, pp. 173–176, June 2012.
- [198] Z. Liu, S. X.-D. Tan, H. Wang, Y. Hua, and A. Gupta, "Compact nonlinear thermal modeling of packaged microprocessors," in *TECHCON'2012*, pp. 161–164, March 2012.
- [199] Z. Liu, T. Xu, S. X.-D. Tan, and H. Wang, "Dynamic thermal management for multi-core microprocessors considering transient thermal effects," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 473–478, January 2013.
- [200] X. Liu, A. Palma-Rodriguez, S. Rodriguez-Chavez, S. X.-D. T. E. Tlelo-Cuautle, and Y. Cai, "Performance bound and yield analysis for analog circuits under process variations," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 761–766, January 2013.
- [201] Z. Liu, S. X.-D. Tan, H. Wang, A. Gupta, and S. Swarup, "Compact nonlinear thermal modeling of packaged integrated systems," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, pp. 157–162, January 2013.
- [202] S. Swarup, S. X.-D. Tan, and Z. Liu, "Thermal characterization of tsv based 3d stacked ics," in *Proc. IEEE Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)*, pp. 335–338, Oct. 2012.