

References

- [1] R. Achar, P. K. Gunupudi, M. Nakhla, and E. Chiprout, "Passive interconnect reduction algorithm for distributed/measured networks," *IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 47, no. 4, pp. 287–301, April 2000.
- [2] K. Afanasiev and M. Hinze, "Adaptive control of a wake flow using proper orthogonal decomposition," in *Lecture Notes in Pure and Applied Mathematics*. Marcel Dekker, 2001, vol. 216, pp. 317–332.
- [3] C. S. Amin, M. H. Chowdhury, and Y. I. Ismail, "Realizable RLCK circuit crunching," in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 226–231.
- [4] B. D. O. Anderson, "A system theory criterion for positive real matrices," *SIAM J. Contr.*, vol. 5, pp. 171–182, 1967.
- [5] B. D. O. Anderson and S. Vongpanitlerd, *Network Analysis and Synthesis*. Englewood Cliffs, NJ: Prentice-Hall, 1973.
- [6] A. C. Antoulas, *Approximation of Large-Scale Dynamical Systems*. The Society for Industrial and Applied Mathematics (SIAM), 2005.
- [7] ———, "A new result on passivity preserving model reduction," *Systems & Control Letters*, 2005.
- [8] A. Antoulas and D. C. Sorensen, "Approximation of large-scale dynamical system: An overview," *Int. J. Appl. Math. Comput. Sci.*, vol. 11, no. 5, pp. 1093–1121, 2001.
- [9] E. Arian, M. Fahl, and E. Sachs, "Trust-region proper orthogonal decomposition for flow control," Institute for Computer Applications in Science and Engineering (ICASE), Tech. Rep., May 2000.
- [10] W. F. Arnold and A. J. Laub, "Generalized eigenproblem algorithms and software for algebraic Riccati equation," *Proc. IEEE*, vol. 72, pp. 1764–1754, 1984.
- [11] W. E. Arnoldi, "The principle of minimized iteration in the solution of the matrix eigenvalue problem," *Quat. Appl. Math.*, vol. 9, pp. 17–29, 1951.

- [12] P. Banner, “Advances in balancing-related model reduction for circuit simulation,” 2008, http://www-user.tu-chemnitz.de/benner/talks/Benner_SCEE2008.pdf.
- [13] M. Beattie, B. Krauter, L. Alatan, and L. Pileggi, “Equipotential shells for efficient inductance extraction,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 20, no. 1, pp. 70–79, 2001.
- [14] M. Beattie and L. Pileggi, “Efficient inductance extraction via windowing,” in *Proc. Design, Automation and Test In Europe. (DATE)*, 2001, pp. 430–436.
- [15] T. Bechtold, E. B. Rudnyi, and J. G. Korvink, “Error indicators for fully automatic extraction of heat-transfer macromodels for mems,” *Journal of Micromechanics and Microengineering*, vol. 15, no. 3, pp. 430–440, 2005.
- [16] P. Benner, “Advances in balancing-related model reduction for circuit simulation,” *Opening lecture at SCEE 2008 Scientific Computing in Electrical Engineering*, 2008.
- [17] P. Benner, L. Feng, and E. B. Rudnyi, “Using the superposition property for model reduction of linear systems with a large number of inputs,” in *Proc. of the 18th International Symposium on Mathematical Theory of Networks and Systems (MTNS2008)*, Aug. 2008.
- [18] P. Benner, E. S. Quintana-Orti, and G. Quintana-Orti, “State-space truncation methods for parallel model reduction of large-scale systems,” *Parallel Comput.*, vol. 29, no. 11-12, pp. 1701–1722, 2003.
- [19] M. Benzi, C. Meyer, and M. Tuma, “A sparse approximate inverse preconditioner for the conjugate gradient method,” *SIAM J. Scientific Computing*, vol. 17, no. 5, pp. 1135–1149, 1996.
- [20] A. Blomqvist, A. Lindquist, and R. Nagamune, “Matrix-valued Nevanlinna-Pick interpolation with complexity constraint: an optimization approach,” *IEEE Trans. Automat. Contr.*, vol. 48, pp. 2172–2190, 2003.
- [21] A. Blomqvist and R. Nagamune, “An extension of a Nevanlinna-Pick interpolation solver to cases including derivative constraints,” in *IEEE Conference on Decision and Control*, 2002, pp. 2552–2557.

- [22] E. H. Bristol, "On a new measure of interaction for multivariable process control," *IEEE Trans. Automat. Contr.*, vol. AC-11, pp. 133–134, 1966.
- [23] P. N. Brown and A. C. Hindmarsh, "Matrix-free methods for stiff systems of ode's," *SIAM Journal on Numerical Analysis*, vol. 23, no. 3, pp. 610–638, 1986. [Online]. Available: <http://www.jstor.org/stable/2157527>
- [24] O. Brune, "Synthesis of a finite two-terminal network whose driving point impedance is a prescribed function of frequency," *Journal of Math. and Phys.*, vol. 10, pp. 191–236, 1931.
- [25] R. Brune and R. Duffin, "Impedance synthesis without transformers," *J. of Appl. Phys.*, vol. 20, p. 816, 1949.
- [26] T. Bui-Thanh, K. Willcox, and O. Ghattas, "Model reduction for large-scale systems with high-dimensional parametric input space," *SIAM Journal on Scientific Computing*, vol. 30, pp. 3270–3288, Oct. 2008.
- [27] C. I. Byrnes, S. V. Gusev, and A. Lindquist, "A convex optimization approach to the rational covariance extension problem," *SIAM J. Matrix Anal. Optim.*, vol. 37, no. 1, pp. 211–229, 1999.
- [28] C. I. Byrnes, A. Lindquist, S. V. Gusev, and A. S. Matveev, "A complete parameterization of all positive rational extensions of a covariance sequence," *IEEE Trans. Automat. Contr.*, vol. 40, pp. 1841–1857, 1995.
- [29] M. Celik, L. Pileggi, and A. Odabasioglu, *IC interconnect analysis*. Kluwer Academic Publishers, 2002.
- [30] Y. Chahlaoui, D. Lemonnier, A. Vandendorpe, and P. V. Dooren, "Second-order balanced truncation," *Linear Algebra and its Application*, 2004.
- [31] Y. Chahlaoui and P. V. Dooren, "A collection of benchmark examples for model reduction of linear time invariant dynamical systems," SLICOT Working Note 2002-2, February 2002.
- [32] S. Chandrasekaran and A. H. Sayed, "Stabilizing the generalized schur algorithm," *SIAM J. Matrix Analysis and Applications*, 1996.
- [33] C. Chen, *Linear System Theory and Design*, 3rd ed. Oxford University Press, 1999.

- [34] J. Chen, J. S. Freudenberg, and C. N. Nett, "The role of the condition number and the relative gain array in robustness analysis," *Automatica*, vol. 30, pp. 1029–1035, 1994.
- [35] T. Chen, C. Luk, H. Kim, and C. Chen, "INDUCTWISE: Inductance-wise interconnect simulator and extractor," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2002.
- [36] Y. Chen and J. White, "A quadratic method for nonlinear model order reduction," in *Proc. Int. Conf. Modeling and Simulation of Microsystems*, 2000, pp. 477–480.
- [37] E. Chiprout and M. S. Nakhla, "Analysis of interconnect networks using complex frequency hopping," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 14, no. 2, pp. 186–200, Feb. 1995.
- [38] P. M. Chirlian, *Basic Network Theory*. McGraw-Hill Book Company, 1969.
- [39] M. H. Chowdhury, C. S. Amin, Y. I. Ismail, C. Kashyap, and B. L. Krauter, "Realizable reduction of RLC circuits using node elimination," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2003.
- [40] D. Cobb, "Controllability, observability, and duality in singular systems," *IEEE Trans. Automat. Contr.*, vol. 29, pp. 1076–1082, 1984.
- [41] C. P. Coelho, J. Phillips, and L. M. Silveira, "A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, no. 2, pp. 293–301, Feb. 2004.
- [42] C. P. Coelho, J. R. Phillips, and L. M. Silveira, "A convex programming approach to positive real rational approximation," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2001, pp. 245–251.
- [43] J. Cong, L. He, A. B. Kahng, D. Noice, N. Shirali, and S. H.-C. Yen, "Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology," in *Proc. Design Automation Conf. (DAC)*, 1997, pp. 627–632.
- [44] A. Conley and M. E. Salgado, "Gramian based interaction measure," in *IEEE Conference on Decision and Control*, 2000, pp. 5020–5022.

- [45] J. Craninckx and M. Steyaert, "A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors," *IEEE J. Solid-State Circuits*, vol. 32, no. 5, pp. 736–744, 1997.
- [46] U. Desai and D. Pal, "A transformation approach to stochastic model reduction," *IEEE Trans. Automat. Contr.*, vol. 29, pp. 1097–1100, 1984.
- [47] A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: introducing a new circuit element K," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2000, pp. 150–155.
- [48] A. Devgan and P. OBrien, "Realizable reduction for RC interconnect circuits," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1999, pp. 204–207.
- [49] P. Dewilde, "New algebraic methods for modeling large-scale integrated circuits," *International Journal of Circuit Theory and Applications*, 1988.
- [50] N. Dong and J. Roychowdhury, "Piecewise polynomial nonlinear model reduction," in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 484–489.
- [51] H. Dym and I. Cohberg, "Extensions of band matrices with band inverses," *Linear Algebra and its applications*, 1981.
- [52] P. Elias and N. van der Meijs, "Including higher-order moments of RC interconnections in layout-to-circuit extraction," in *Proc. Design, Automation and Test In Europe. (DATE)*, 1996, pp. 362–366.
- [53] W. C. Elmore, "The transient analysis of damped linear networks with particular regard to wideband amplifiers," *J. Appl. Phys.*, 1948.
- [54] P. Enqvist, "A homotopy approach to rational covariance extension with degree constraint," *Int. J. Appl. Math. Comput. Sci.*, vol. 11, pp. 1173–1201, 2001.
- [55] P. Feldmann, "Model order reduction techniques for linear systems with large numbers of terminals," in *Proc. Design, Automation and Test In Europe. (DATE)*, 2004, pp. 944–947.

- [56] P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by Pade approximation via the Lanczos process," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 14, no. 5, pp. 639–649, May 1995.
- [57] —, "Reduced-order modeling of large linear subcircuits via block lanczos algorithm," in *Proc. Design Automation Conf. (DAC)*, 1995, pp. 376–380.
- [58] P. Feldmann and F. Liu, "Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2004, pp. 88–92.
- [59] R. Freund, "Pade-type model reduction of second-order and higher-order linear dynamical systems," *Lecture Notes in Computational Science and Engineering*, vol. 45, pp. 191–223, Springer 2005, in "Dimension Reduction of Large-Scale Systems", P. Benner, V. Mehrmann, and D. Sorensen, editors.
- [60] R. Freund and P. Feldmann, "Reduced-order modeling of large passive linear circuits by means of the sypvl algorithm," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1996, pp. 280–287.
- [61] —, "Reduced-order modeling of large linear passive multi-terminal circuits using matrix-Pade approximation," in *Proc. Design, Automation and Test In Europe. (DATE)*, 1998, pp. 530–537.
- [62] R. W. Freund, "Passive reduced-order modeling of interconnects simulation and their computation by Krylov-subspace algorithm," in *Proc. Design Automation Conf. (DAC)*, 1999, pp. 195–200.
- [63] —, "SPRIM: structure-preserving reduced-order interconnect macro-modeling," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2004, pp. 80–87.
- [64] R. W. Freund and P. Feldmann, "Reduced-order modeling of large linear subcircuits by means of the SyPVL algorithm," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1996, pp. 280–287.
- [65] A. Galántai, *Projectors and Projection Methods*. Kluwer Academic Publishers, 2004.

- [66] K. Gallivan, A. Vandendorpe, and P. V. Dooren, “Model reduction of MIMO systems via tangential interpolation,” *SIAM J. Matrix Anal. Appl.*, vol. 26, no. 2, pp. 328–349, 2005.
- [67] S. Gershgorin, “Über die abgrenzung der eigenwerte einer matrix,” in *Izv. Akad. Nauk., USSR*, 1931, pp. 749–754.
- [68] K. Glover, “All optimal Hankel-norm approximations of linear multi-variable systems and their L_∞ error bounds,” *Int. J. Control*, vol. 36, pp. 1115–1193, 1984.
- [69] M. Green, “Balanced stochastic realization,” *Linear Algebra and its Application*, 1988.
- [70] M. Grepl, “Reduced-basis approximation and a posteriori error estimation for parabolic partial differential equations,” Ph.D. dissertation, MIT, Cambridge, MA, June 2005.
- [71] M. Grepl and A. Patera, “A posteriori error bounds for reduced-basis approximations of parametrized parabolic partial differential equations,” *ESAIM-Mathematical Modelling and Numerical Analysis (M2AN)*, vol. 39, pp. 157–181, 2005.
- [72] E. J. Grimme, *Krylov projection methods for model reduction (Ph.D. Thesis)*. University of Illinois at Urbana-Champaign, 1997.
- [73] S. Grivet-Talocia, I. A. Maio, and F. Canavero, “Recent advances in reduced-order modeling of complex interconnects,” in *Proc. Dig. Electrical Performance Electronic Packaging*, Oct. 2001, pp. 243–246, vol. 10.
- [74] F. Grover, “Inductance calculations: Working formulas and tables,” in *Dover Publications, New York*, 1962.
- [75] C. J. Gu and J. Roychowdhury, “Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2008.
- [76] S. Gugercin and A. C. Antoulas, “A survey of model reduction by balanced truncation and some new results,” *Int. J. Control*, vol. 77, pp. 748–766, 2004.

- [77] S. Gugercin, A. C. Antoulas, and C. A. Beattie, “A rational Krylov iteration for optimal h_2 model reduction,” in *Proc. of Intl. Symp. on Mathematical Theory of Networks and Systems*, 2006, pp. 1665–1667.
- [78] S. Gugercin, D. C. Sorensen, and A. C. Antoulas, “A modified low-rank Smith method for large-scale Lyapunov equations,” *Numerical Algorithms*, vol. 32, pp. 27–55, 2003.
- [79] R. Gupta, B. Tutuianu, and L. Pileggi, “The Elmore delay as a bound for RC trees with generalized input signals,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, no. 1, pp. 95–104, Jan. 1997.
- [80] B. Gustavsen and A. Semlyen, “Rational approximation of frequency domain responses by vector fitting,” *IEEE Trans. on Power Delivery*, vol. 14, no. 3, pp. 1052–1061, March 1999.
- [81] —, “Enforcing passivity for admittance matrices approximated by rational functions,” *IEEE Trans. on Power Systems*, vol. 16, no. 1, pp. 97–104, Feb. 2001.
- [82] L. H. H. Yu and S. X.-D. Tan, “Compact macro-modeling for on-chip RF passive components,” in *Proc. IEEE International Conference on Communications, Circuits and Systems*, vol. 2, June 2004, pp. 1195–1199.
- [83] Z. Q. H. Yu, L. He and S. X.-D. Tan, “A wideband hierarchical circuit reduction for massively coupled interconnects,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, vol. 1, Jan. 2005, pp. 111–114.
- [84] P. Harshavardhana, E. Jonckheere, and L. Silverman, “Stochastic balancing and approximation-stability and minimality,” *IEEE Trans. Automat. Contr.*, vol. 29, pp. 744–746, 1984.
- [85] Z. He, M. Celik, and L. Pileggi, “SPIE: Sparse partial inductance extraction,” in *Proc. Design Automation Conf. (DAC)*, 1997, pp. 137–140.
- [86] M. Hinze and S. Volkwein, “Proper orthogonal decomposition surrogate models for nonlinear dynamical systems: Error estimates and suboptimal control,” in *Lecture Notes in Computational and Applied Mathematics*. Springer Berlin Heidelberg, 2005, vol. 45, pp. 261–306.

- [87] C. Hoer and C. Love, “Exact inductance equations for rectangular conductors with applications to more complicated geometries,” *J. Res. Natl. Bureau Standards*, vol. 69c, pp. 127–137, 1965.
- [88] H. Hotelling, “Analysis of a complex of statistical variables with principle components,” *Journal of Educational Psychology*, vol. 24, no. 7, pp. 417–441 and 498–520, 1933.
- [89] R. Ionutiu, S. Lefteriu, and A. C. Antoulas, “Comparison of model reduction methods with applications to circuit simulation,” in *Scientific Computing in Electrical Engineering*, 2007, pp. 3–24.
- [90] Y. Ismail, “Efficient model order reduction via multi-node moment matching,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2002, pp. 767–774.
- [91] Y. Ismail and E. G. Friedman, “DTT: direct truncation of the transfer function – an alternative to moment matching for tree structured interconnect,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 2, pp. 131–144, Feb. 2003.
- [92] J. D. Jackson, *Classical Electrodynamics*. John Wiley and Sons, 1975.
- [93] H. Ji, A. Devgan, and W. Dai, “Ksim: A stable and efficient RKC simulator for capturing on-chip inductance effect,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2001, pp. 379–384.
- [94] D. R. K. Veroy, C. Prud’homme and A. Patera, “A posteriori error bounds for reduced-basis approximation of parametrized noncoercive and nonlinear elliptic partial differential equations,” in *Proc. AIAA Computational Fluid Dynamics Conference*. AIAA Paper 2003-3847, 2003.
- [95] B. Kagstrom and P. V. Dooren, “A generalized state-space approach for the additive decomposition of a transfer matrix,” *Journal of Linear Algebra and Applications*, 1992.
- [96] M. Kamon, M. Tsuk, and J. White, “FastHenry: a multipole-accelerated 3D inductance extraction program,” *IEEE Trans. on Microwave Theory and Techniques*, pp. 1750–1758, Sept. 1994.
- [97] M. Kamon, F. Wang, and J. White, “Generating nearly optimally compact models from Krylov-subspace based reduced-order models,” *IEEE*

- Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 47, no. 4, pp. 239–248, 2000.
- [98] C. Kashyap and B. Krauter, “A realizable driving point model for on-chip interconnect with inductance,” in *Proc. Design Automation Conf. (DAC)*, 2000.
 - [99] K. J. Kerns and A. T. Yang, “Stable and efficient reduction of large, multiport RC network by pole analysis via congruence transformations,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 16, no. 7, pp. 734–744, July 1998.
 - [100] —, “Stable and efficient reduction of large, multiport RC network by pole analysis via congruence transformations,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 16, no. 7, pp. 734–744, July 1998.
 - [101] —, “Stable and efficient reduction of large, multiport rc network by pole analysis via congruence transformations,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 16, no. 7, pp. 734–744, July 1998.
 - [102] Y. Kim and D. Sylvester, “Indigo: <http://vlsida.eecs.umich.edu/>,” *EECS Dept. at University Of Michigan*.
 - [103] A. Klimke, “Sparse Grid Interpolation Toolbox – user’s guide,” University of Stuttgart, Tech. Rep. IANS report 2006/001, 2006.
 - [104] A. Klimke and B. Wohlmuth, “Algorithm 847: spinterp: Piecewise multilinear hierarchical sparse grid interpolation in MATLAB,” *ACM Transactions on Mathematical Software*, vol. 31, no. 4, 2005.
 - [105] B. Krauter and L. Pileggi, “Generating sparse partial inductance matrices with guaranteed stability,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1995, pp. 45–52.
 - [106] E. S. Kuh and R. A. Rohrer, *Theory of Linear Active Networks*. Holden-day, Inc., 1967.
 - [107] K. Kunisch and S. Volkwein, “Control of burgers’ equation by reduced order approach using proper orthogonal decomposition,” vol. 102, pp. 345–371, Aug. 1999.

- [108] A. Kurokawa, T. Sato, and H. Masuda, "Approximate formulae approach for efficient inductance extraction," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2003, pp. 143–148.
- [109] A. Labun, "Rapid method to account for process variation in full-chip capacitance extraction," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, pp. 941–951, June 2004.
- [110] C. Lanczos, "An iteration method for the solution of the eigenvalue problem of linear differential and integral operators," *J. Res. Bur. Standards*, vol. 45, pp. 255–282, 1950.
- [111] A. J. Laub and W. F. Arnold, "Controllability and observability criteria for multivariable linear second-order models," *IEEE Trans. Automat. Contr.*, vol. 29, pp. 163–165, 1987.
- [112] A. J. Laub, M. T. Heath, C. C. Paige, and R. C. Ward, "Computation of system balancing transformations and other applications of simultaneous diagonalization algorithms," *IEEE Trans. Automat. Contr.*, vol. 32, pp. 115–122, 1987.
- [113] S. Lee and M. H. Hayes, "Properties of the singular value decomposition for efficient data clustering," *IEEE Signal Process Letters*, vol. 11, no. 11, pp. 862–866, Nov. 2004.
- [114] Y. Lee, Y. Cao, T. Chen, J. Wang, and C. Chen, "HiPRIME: Hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 6, pp. 797–806, 2005.
- [115] D. Li, S. X.-D. Tan, and B. McGaughy, "Hierarchical krylov subspace reduced order modeling of large RLC circuits," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2008, pp. 170–175.
- [116] J. R. Li, *Model reduction of large linear systems via low rank system gramians (Ph.D. Thesis)*. MIT, 2002.
- [117] J. R. Li, F. Wang, and J. White, "An efficient Lyapunov equation-based approach for generating reduced-order models of interconnect," in *Proc. Design Automation Conf. (DAC)*, 1999, pp. 1–6.
- [118] J. R. Li and J. White, "Efficient model reduction of interconnect via approximate system gramians," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1999, pp. 380–383.

- [119] P. Li and L. T. Pileggi, “Norm: compact model order reduction of weakly nonlinear systems,” in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 472–477.
- [120] P. Li and W. Shi, “Model order reduction of linear networks with massive ports via frequency-dependent port packing,” in *Proc. Design Automation Conf. (DAC)*, 2006, pp. 267–272.
- [121] T. Lin, M. W. Beattie, and L. T. Pileggi, “On the efficacy of simplified 2D on-chip inductance models,” in *Proc. Design Automation Conf. (DAC)*, 2002.
- [122] P. Liu, Z. Qi, A. Aviles, and S. X.-D. Tan, “A general method for multi-port active network reduction and realization,” in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, 2005, pp. 7–12.
- [123] P. Liu, S. X.-D. Tan, H. Li, Z. Qi, J. Kong, B. McGaughy, and L. He, “An efficient method for terminal reduction of interconnect circuits considering delay variations,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov 2005, pp. 821–826.
- [124] —, “An efficient method for terminal reduction of interconnect circuits considering delay variations,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2005, pp. 821–826.
- [125] P. Liu, S. X.-D. Tan, B. McGaughy, and L. Wu, “Compact reduced order modeling for multiple-port interconnects,” 2006, pp. 413–418.
- [126] P. Liu, S. X.-D. Tan, B. McGaughy, L. Wu, and L. He, “TermMerg: An efficient terminal-reduction method for interconnect circuits,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, no. 8, pp. 1382–1392, Aug. 2007.
- [127] P. Liu, S. X.-D. Tan, B. Yan, and B. McGaughy, “An extended SVD-based terminal and model order reduction algorithm,” in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, 2006, pp. 44–49.
- [128] P. Liu, S. X. D. Tan, B. Yan, and B. McGaughy, “An efficient terminal and model order reduction algorithm,” *Integration, the VLSI Journal*, vol. 41, no. 2, pp. 210–218, 2008.

- [129] M. Loeve, *Probability Theory*. Van Nostrand, New York, 1955.
- [130] D. Luca, A. Sangiovanni-Vincetelli, and J. White, "Using conduction modes basis functions for efficient electromagnetic analysis of on-chip and off-chip interconnect," in *Proc. Design Automation Conf. (DAC)*, 2001.
- [131] J. L. Lumley, "The structures of inhomogeneous turbulent flow," in *Atmospheric Turbulence and Radio Wave Propagation*, A. M. Yaglom and V. I. Tatarski, Eds., Nauka, Moscow, 1967, pp. 166–178.
- [132] Y. Massoud and J. White, "Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, 2002.
- [133] D. G. Meyer and S. Srinivasan, "Balancing and model reduction for second-order form linear systems," *IEEE Trans. Automat. Contr.*, vol. AC-41, pp. 1632–1644, 1996.
- [134] N. Mi, B. Yan, S. X.-D. Tan, and H. Yu, "General block structure-preserving reduced order modeling of linear dynamic circuits," 2007, pp. 633–638.
- [135] B. Moore, "Principal component analysis in linear systems: Controllability, and observability, and model reduction," *IEEE Trans. Automat. Contr.*, vol. 26, no. 1, pp. 17–32, 1981.
- [136] J. Morsey and A. C. Cangellaris, "PRIME: passive realization of interconnect models from measured data," *Electrical Performance of Electronic Packaging*, pp. 47–50, Oct. 2001.
- [137] L. Nagel, "SPICE2: A computer program to simulate semiconductor circuits," *Electronics research laboratory Report (UC-Berkley)*, no. ERL-M520, 1975.
- [138] M. Nakhla, N. Nakhla, and R. Achar, "Sparse and passive reduction of massively coupled large multiport interconnects," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2007, pp. 622–626.
- [139] K. Narbos and J. White, "FastCap: a multipole accelerated 3D capacitance extraction program," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 10, no. 11, pp. 1447–1459, 1991.

- [140] H. Nelis, “Sparse approximations of inverse matrices,” in *PhD thesis, Delft University of Technology, Delft, The Netherlands*, 1989.
- [141] A. M. Niknejad and R. G. Meyer, “Analysis of eddy current losses over conductive substrates with applications to monolithic inductors and transformers,” *IEEE Trans. on Microwave Theory and Techniques*, pp. 166–76, Jan. 2001.
- [142] A. Odabasioglu, M. Celik, and L. Pileggi, “PRIMA: Passive reduced-order interconnect macromodeling algorithm,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, pp. 645–654, 1998.
- [143] A. V. Oppenheim and R. W. Schaffer, *Discrete-Time Signal Processing*. Prentice Hall, 1999.
- [144] J. L. P. Holmes and G. Berkooz, *Turbulence, coherent structures, dynamical systems, and symmetry*. Cambridge University Press, 1996.
- [145] A. Pacelli, “A local circuit topology for inductive parasitics,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2002, pp. 208–214.
- [146] C. C. Paige and M. A. Saunders, “Solution of sparse indefinite systems of linear equations,” *SIAM J. on Numerical Analysis*, vol. 12, no. 4, pp. 617–629, September 1975.
- [147] S. Pant and E. Chiprout, “Power grid physics and implications for CAD,” in *Proc. Design Automation Conf. (DAC)*, 2006, pp. 199–204.
- [148] J. R. Phillips, L. Daniel, and L. M. Silveira, “Guaranteed passive balancing transformations for model order reduction,” in *Proc. Design Automation Conf. (DAC)*, 2002, pp. 52–57.
- [149] —, “Guaranteed passive balancing transformation for model order reduction,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 8, pp. 1027–1041, 2003.
- [150] J. R. Phillips and L. M. Silveira, “Poor man’s TBR: a simple model reduction scheme,” in *Proc. Design, Automation and Test In Europe. (DATE)*, 2004, pp. 938–943.
- [151] —, “Poor man’s TBR: a simple model reduction scheme,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 1, pp. 43–55, 2005.

- [152] J. R. Phillips, "Projection-based approaches for model reduction of weakly nonlinear, time-varying systems," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 2, pp. 171–187, Feb 2003.
- [153] L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, pp. 352–366, April 1990.
- [154] B. Porat, *Digital Processing of Random Signals, Theory & Methods*. Prentice Hall, 1994.
- [155] X. Qi, G. Wang, Z. Yu, R. Dutton, T. Young, and N. Chang, "On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation," in *Proc. IEEE Custom Integrated Circuits Conference (CICC)*, 2000, pp. 487–490.
- [156] Z. Qi, S. X.-D. Tan, H. Yu, L. He, and P. Liu, "Wideband modeling of RF/analog circuits via hierarchical multi-point model order reduction," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2005, pp. 224–229.
- [157] Z. Qi, H. Yu, P. Liu, S. X.-D. Tan, and L. He, "Wideband passive multi-port model order reduction and realization of RLCM circuits," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 8, pp. 1496–1509, Aug. 2006.
- [158] Z. Qin and C.-K. Cheng, "RCLK-VJ network reduction with Hurwitz polynomial approximation," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2003, pp. 283–291.
- [159] Z. Qin and C. Cheng, "Realizable parasitic reduction using generalized Y - Δ transformation," in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 220–225.
- [160] T. Reis and T. Stykel, "Passivity-preserving balanced truncation for electrical circuits," *submitted to refereed journals*, 2008, <http://www.math.tu-berlin.de/stykel/>.
- [161] —, "Positive real and bounded real balancing for model reduction of descriptor systems," *submitted to refereed journals*, 2008, <http://www.math.tu-berlin.de/stykel/>.

- [162] M. Rewienski and J. White, “A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 2, pp. 155–170, Feb 2003.
- [163] ———, “A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 2, pp. 155–170, Feb. 2003.
- [164] J. Roychowdhury, “Reduced-order modelling of time-varying systems,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 1999, pp. 53–56.
- [165] J. Rubinstein, P. Penfield, and M. A. Horowitz, “Signal delay in RC tree networks,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, pp. 202–211, 1983.
- [166] A. E. Ruehli, “Equivalent circuits models for three dimensional multiconductor systems,” *IEEE Trans. on Microwave Theory and Techniques*, pp. 216–220, 1974.
- [167] Y. Saad, *Iterative methods for linear systems*. PWS publishing, 2000.
- [168] N. Sadegh, J. D. Finney, and B. S. Heck, “An explicit method for computing the positive real lemma matrices,” *Int. J. Robust and Nonlinear Control*, vol. 7, pp. 1057–1069, 1997.
- [169] M. G. Safonov and R. Y. Chiang, “A Schur method for balanced truncation model reduction,” *IEEE Trans. Automat. Contr.*, vol. 34, pp. 729–733, 1989.
- [170] B. Salimbahrami and B. Lohmann, “Krylov subspace methods in linear model order reduction: introduction and invariance properties,” Institute of Automation, University of Bremen, Tech. Rep., Aug. 2002.
- [171] B. Salimbahrami, B. Lohmann, T. Bechtold, and J. G. Korvink, “Two-sided arnoldi algorithm and its application in order reduction of mems,” in *Proceedings 4th Mathmod Vienna*, Feb. 2003, pp. 1021–1028.
- [172] D. Saraswat, R. Achar, and M. Nakhla, “A fast algorithm and practical considerations for passive macromodeling of measured/simulated data,” *IEEE Trans. on Advanced Packaging*, vol. 27, no. 1, pp. 57–70, Feb. 2004.

- [173] B. N. Sheehan, “TICER: Realizable reduction of extracted RC circuits,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1999, pp. 200–203.
- [174] —, “Branch merge reduction of RLCM networks,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2003, pp. 658–664.
- [175] —, “ENOR: model order reduction of RLC circuits using nodal equations for efficient factorization,” in *Proc. Design Automation Conf. (DAC)*, 1999, pp. 17–21.
- [176] K. Shepard and Z. Tian, “Return-limited inductances: A practical approach to on-chip inductance extraction,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, no. 4, pp. 425–436, 2000.
- [177] Y. Shi, H. Yu, and L. He, “Samson: a generalized second-order arnoldi method for reducing multiple source linear network with susceptance,” in *Proc. Int. Symp. on Physical Design (ISPD)*, 2006, pp. 25–32.
- [178] Y. Shi and L. He, “Empire: an efficient and compact multiple-parameterized model order reduction method,” in *Proc. Int. Symp. on Physical Design (ISPD)*. New York, NY, USA: ACM, 2007, pp. 51–58.
- [179] J. M. S. Silva and L. M. Silveira, “On the effectiveness of reducing large linear networks with many ports,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2003.
- [180] L. M. Silveira and J. R. Phillips, “Exploiting input information in a model reduction algorithm for massively coupled parasitic networks,” in *Proc. Design Automation Conf. (DAC)*, 2004, pp. 385–388.
- [181] —, “Resampling plans for sample point selection in multipoint model-order reduction,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 12, pp. 2775–2783, 2006.
- [182] M. Silveira, M. Kamon, I. Elfadel, and J. White, “A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1996, pp. 288–294.

- [183] M. Silveira, M. Kamon, and J. White, “Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures,” in *Proc. Design Automation Conf. (DAC)*, June 1995, pp. 376–380.
- [184] D. Sitaram, Y. Zheng, and K. L. Shepard, “Implicit treatment of substrate and power-ground losses in return-limited inductance extraction,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2002.
- [185] S.K.Tiwary and R.A.Rutenbar, “Scalable trajectory methods for on-demand analog macromodel extraction,” in *Proc. Design Automation Conf. (DAC)*, 2005, pp. 403–408.
- [186] D. C. Sorensen, “Passivity preserving model reduction via interpolation of spectral zeros,” *Systems & Control Letters*, 2005.
- [187] D. C. Sorensen and A. C. Antoulas, “The Sylvester equation and approximate balanced reduction,” *Linear Algebra and its Application*, 2002.
- [188] —, “On model reduction of structured systems,” in *Dimension Reduction of Large-Scale Systems*, V. M. P. Benner and D. C. Sorensen, Eds., 2005, pp. 125–138.
- [189] J. Sturm, “Using SuDuMi 1.02, a MATLAB toolbox for optimization over symmetric cones,” *Optim. Meth. Softw.*, vol. 10, pp. 625–653, 1999.
- [190] T. Stykel, “Grammian-based model order reduction for descriptor systems,” *Math. Control Signals Systems*, vol. 16, pp. 297–319, 2004.
- [191] —, “Balanced truncation model reduction of second-order systems,” *Proceedings 5th MATHMOD Vienna*, 2006.
- [192] Y. Su, J. Wang, X. Zeng, Z. Bai, C. Chiang, and D. Zhou, “SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2004, pp. 74–79.
- [193] S. X.-D. Tan, “A general s-domain hierarchical network reduction algorithm,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2003, pp. 650–657.

- [194] S. X.-D. Tan and J. Yang, “Hurwitz stable model reduction for non-tree structured RLCK circuits,” in *IEEE Int. System-on-Chip Conf. (SOC)*, 2003, pp. 239–242.
- [195] G. C. Temes and J. Lapatra, *Introduction to circuit synthesis and design*. McGraw-Hill Book Company, 1977.
- [196] S. K. Tiwary and R. A. Rutenbar, “Faster, parametric trajectory-based macromodels via localized linear reductions,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2006, pp. 876–883.
- [197] L. N. Trefethen and D. Bau, III, *Numerical Linear Algebra*. The Society for Industrial and Applied Mathematics (SIAM), 1997.
- [198] K. Unneland, P. V. Dooren, and O. Egeland, “New schemes for positive real truncation,” *Modeling, Identification and Control*, 2007.
- [199] N. P. van der Meijs, “Accurate and efficient layout extraction,” in *PhD thesis, Delft University of Technology, Delft, The Netherlands*, 1992.
- [200] A. van Genderen and N. van der Meijs, “Extracting simple but accurate RC models for VLSI interconnect,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 1999, pp. 204–207.
- [201] C. F. van Loan, “The ubiquitous Kronecker product,” *J. Comput. Appl. Math.*, vol. 123, no. 1-2, pp. 85–100, 2000.
- [202] A. Vandendorpe and P. V. Dooren, “On model reduction of interconnected systems,” in *Proceedings International Symposium Math. Th. Netw. Syst.*, 2004.
- [203] D. Vasilyev and J. White, “A more reliable reduction algorithm for behavioral model extraction,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2005, pp. 813–820.
- [204] K. Veroy and A. Patera, “Certified real-time solution of the parametrized steady incompressible navier-stokes equations: Rigorous reduced-basis a posteriori error bounds,” *International Journal for Numerical Methods in Fluids*, vol. 47, pp. 773–788, 2005.
- [205] H. Wang and S. X.-D. Tan, “Wide-band reduced order modeling of interconnect circuits by adaptive sampling,” in *Technical Report, University of California at Riverside*, Jan. 2009.

- [206] N. Wang and V. Balakrishnan, “Fast balanced stochastic truncation via a quadratic extension of the alternating direction implicit iteration,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2005, pp. 801–805.
- [207] N. Wang, V. Balakrishnan, and C.-K. Koh, “Passivity-preserving model reduction via a computationally efficient projection-and-balance scheme,” in *Proc. Design Automation Conf. (DAC)*, 2004, pp. 369–374.
- [208] K. Willcox and J. Peraire, “Balanced model reduction via the proper orthogonal decomposition,” *AIAA Journal*, 2002.
- [209] D. Wilton, S. Rao, A. Glisson, D. Schaubert, O. Al-Bundak, and C. Butler, “Potential integrals for uniform and linear source distributions on polygonal and polyhedral domains,” *IEEE Trans. on Antennas and Propagation*, vol. AP-32, no. 3, pp. 276–281, March 1984.
- [210] M. Xu and L. He, “An efficient model for frequency-based on-chip inductance,” in *Proc. IEEE/ACM International Great Lakes Symposium on VLSI*, 2001.
- [211] B. Yan and S. X.-D. Tan, “Second-order balanced truncation for passive order reduction of rlc circuits,” University of California at Riverside, Tech. Rep., 2007, www.ee.ucr.edu/stan/papers/yantechucr0107.pdf.
- [212] B. Yan, S. X.-D. Tan, G. Chen, and L. Wu, “Modeling and simulation for on-chip power grid networks by locally dominant krylov subspace method,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2008, pp. 744–749.
- [213] B. Yan, S. X.-D. Tan, P. Liu, and B. McGaughy, “Passive interconnect macromodeling via balanced truncation of linear systems in descriptor form,” in *Proc. Asia South Pacific Design Automation Conf. (ASP-DAC)*, 2007, pp. 355–360.
- [214] B. Yan, S. X.-D. Tan, and B. McGaughy, “Second-order balanced truncation for passive-model order reduction of RLCK circuits,” *IEEE Trans. on Circuits and Systems II: Express Briefs*, vol. 55, no. 9, pp. 942–946, 2008.
- [215] B. Yan, L. Zhou, S. X.-D. Tan, J. Chen, and B. McGaughy, “DeMOR: Decentralized model order reduction of linear networks with massive ports,” in *Proc. Design Automation Conf. (DAC)*, 2008, pp. 409–414.

- [216] F. Yang, X. Zeng, Y. Su, and D. Zhou, “RLC equivalent circuit synthesis method for structure-preserved reduced-order model of interconnect in VLSI,” *Communications in Computational Physics*, vol. 3, no. 2, pp. 376–396, February 2008.
- [217] X. Yang, C.-K. Cheng, W. Ku, and R. Carragher, “Hurwitz stable reduced order modeling for RLC interconnect trees,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2000, pp. 222–228.
- [218] E. L. Yip and R. F. Sincovec, “Solvability, controllability and observability of continuous descriptor systems,” *IEEE Trans. Automat. Contr.*, vol. 26, pp. 702–707, 1981.
- [219] H. Yu and L. He, “Vector potential equivalent circuit based on PEEC inversion,” in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 781–723.
- [220] —, “A provably passive and cost-efficient model for inductive interconnects,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 8, pp. 1283–1294, 2005.
- [221] H. Yu, L. He, and S. X.-D. Tan, “Block structure preserving model reduction,” in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, 2005, pp. 1–6.
- [222] H. Yu, Y. Shi, and L. He, “Fast analysis of structured power grid by triangularization based structure preserving model order reduction,” in *Proc. Design Automation Conf. (DAC)*, 2006, pp. 205–210.
- [223] H. Yu, Y. Shi, L. He, and D. Smart, “A fast block structure preserving model order reduction in inverse inductance circuits,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2006, pp. 7–11.
- [224] H. Zhang and L. Pileggi, “Robust and passive model order reduction for circuits containing susceptance elements,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2002, pp. 761–766.
- [225] G. Zhong, C. Koh, and K. Roy, “On-chip interconnect modeling by wire duplication,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2002, pp. 341–346.
- [226] —, “On-chip interconnect modeling by wire duplication,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 11, pp. 1521–1532, 2003.

- [227] J. J. Zhou and D. Allstot, “Monolithic transformers and their application in a differential CMOS RF low-noise amplifier,” *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 2020–2027, 1998.
- [228] Y. Zhou, Z. Li, Y. Tian, W. Shi, and F. Liu, “A new methodology for interconnect parasitics extraction considering photo-lithography effects,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2007, pp. 450–455.
- [229] Y. Zhou, *Numerical methods for large scale matrix equations with applications in LTI system model reduction (Ph.D. Thesis)*. Rice University, 2002.
- [230] Z. Zhu and J. White, “FastSies: a fast stochastic integral equation solver for modeling the rough surface effect,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2005, pp. 675–682.
- [231] Z. Zhu, B. Song, and J. White, “Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-d geometries,” in *Proc. Design Automation Conf. (DAC)*. New York, NY, USA: ACM, 2003, pp. 712–717.
- [232] Z. Zhu, J. White, and A. Demir, “A stochastic integral equation method for modeling the rough surface effect on interconnect capacitance,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2004, pp. 887–891.
- [233] A. Zolfaghari, A. Chan, and B. S. Razavi, “Stacked inductors and transformers in cmos technology,” *IEEE J. Solid-State Circuits*, no. 4, 2001.