

References

- [1] [Http://www.spec.org/cpu2000/CFP2000/](http://www.spec.org/cpu2000/CFP2000/).
- [2] “BLAS – basic linear algebra subroutine,” <http://www.netlib.org/blas/>.
- [3] “CUDA community showcase,” <http://www.nvidia.com/>.
- [4] “<http://bwrc.eecs.berkeley.edu/classes/icbook/spice/>.”
- [5] “<http://crd.lbl.gov/xiaoye/superlu/>.”
- [6] “<http://www.cs.umn.edu/metis/>.”
- [7] “NGSPICE,” <http://ngspice.sourceforge.net/>.
- [8] D. Allstot, K. Choi, and J. Park, *Parasitic-Aware Optimization of CMOS RF circuits*. Kluwer Academic Publishers, 2003.
- [9] J. Arai, K. Iba, T. Funabashi, Y. Nakanishi, K. Koyanagi, and R. Yokoyama, “Power electronics and its applications to renewable energy in japan,” *IEEE Circuits and Systems Magazine*, vol. 8, no. 3, pp. 52–66, Third quarter 2008.
- [10] G. Bai, S. Bobba, and I. N. Hajj, “Simulation and optimization of the power distribution network in VLSI circuits,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2000, pp. 481–486.
- [11] H. B. Bakoglu, *Circuits, Interconnections, and Packaging for VLSI*. Reading, Massachusetts: Addison-Wesley Publishing Company, 1990.
- [12] S. Bobba, T. Thorp, K. Aingaran, and D. Liu, “IC power distribution challenges,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2001, pp. 643–650.
- [13] W. Bomhof, “Iterative and parallel methods for linear systems, with applications in circuit simulation,” Ph.D. dissertation, Mathematical Institute, Utrecht University, 2001.
- [14] B. K. Bose, “Power electronics and motor drives: Recent progress and perspective,” *IEEE Transactions on Industrial Electronics*, vol. 56, no. 2, pp. 581–588, February 2009.

- [15] D. Brooks and M. Martonosi, “Dynamic thermal management for high-performance microprocessors,” in *Proc. of Intl. Symp. on High-Performance Comp. Architecture*, 2001, pp. 171–182.
- [16] R. Brualdi and H. Schneider, “Determinantal identities: Gauss, Schur, Cauchy, Sylvester, Kronecker, Jacobi, Binet, Laplace, Muir, and Cayley,” *Linear Algebra and Its Applications*, vol. 52/53, pp. 769–791, 1983.
- [17] L. Buatois, G. Caumon, and B. Levy, “Concurrent number cruncher: An efficient sparse linear solver on the gpu,” in *High Performance Computation Conference (HPCC), Springer Lecture Notes in Computer Sciences*, 2007.
- [18] Y. Cai, J. Shi, Z. Pan, X. Hong, and S. X. D. Tan, “Large scale p/g grid transient simulation using hierarchical relaxed approach,” *Integration, the VLSI Journal*, vol. 41, no. 1, pp. 153–160, 2008.
- [19] Y. Cao, Y. Lee, T. Chen, and C. C. Chen, “HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery,” in *Proc. Design Automation Conf. (DAC)*, 2002, pp. 379–384.
- [20] S. Cauley, V. Balakrishnan, and C.-K. Koh, “A parallel direct solver for the simulation of large-scale power/ground networks,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 29, pp. 636–641, April 2010.
- [21] N. Chang, L. Barford, and B. Troyanovsky, “Fast time domain simulation in spice with frequency domain data,” *Electronic Components and Technology Conference*, pp. 689–695, 1997.
- [22] H. Chen, C. Yeh, G. Wilke, S. Reddy, H. Nguyen, W. Walker, and R. Murgai, “A sliding window scheme for accurate clock mesh analysis,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov 2005, pp. 939–946.
- [23] H. H. Chen and D. D. Ling, “Power supply noise analysis methodology for deep-submicron VLSI chip design,” in *Proc. Design Automation Conf. (DAC)*, 1997, pp. 638–643.
- [24] T. Chen and C. C. Chen, “Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative method,” in *Proc. Design Automation Conf. (DAC)*, 2001, pp. 559–562.

- [25] E. Chiprout, “Fast flip-chip power grid analysis via locality and grid shells,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2004, pp. 485–488.
- [26] E. Chiprout and N. S. Nakhla, *Asymptotic Waveform Evaluation*. Boston: Kluwer Academic Publishers, 1994.
- [27] E. Chiprout and T. Nguyen, “Power analysis of large interconnect grids with multiple sources using model reduction,” in *Proc. European Conference on Circuit Theory and Design (ECCTD)*, Sept. 1999, pp. 433–436.
- [28] L. O. Chua and P. M. Lin, *Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques*. Englewood Cliffs, NJ: Prentice-Hall, 1975.
- [29] A. R. Conn, R. A. Haring, and C. Visweswariah, “Noise considerations in circuit optimization,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1998, pp. 220–227.
- [30] W. J. Dally and J. W. Poulton, *Digital Systems Engineering*. Cambridge University Press, 1998.
- [31] K. Daloukas, N. Evmorfopoulos, G. Drasidis, M. Tsiampas, P. Tsompanopoulou, and G. Stamoulis, “Fast transform-based preconditioners for large-scale power grid analysis on massively parallel architectures,” in *Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on*, November 2012, pp. 384–391.
- [32] T. Davis, “The University of Florida sparse matrix collection,” <http://www.cise.ufl.edu/research/sparse/>.
- [33] S. W. Director and R. A. Rohrer, “Automated network design – the frequency-domain case,” *IEEE Trans. on Circuit Theory*, vol. 16, no. 3, pp. 330–337, Aug. 1969.
- [34] —, “The generalized adjoint network and network sensitivities,” *IEEE Trans. on Circuit Theory*, vol. 16, no. 3, pp. 318–323, Aug. 1969.
- [35] R. Downing, P. Gebler, , and G. Katopis, “Decoupling capacitor effects on switching noise,” *IEEE Trans. on Components, Hybrids, and Manufacturing Technology*, vol. 16, no. 5, pp. 484–489, Aug. 1993.

- [36] P. G. Doyle and J. L. Snell, “Random Walks and Electric Networks,” arXiv:math.PR/0001057.
- [37] R. O. Duda, P. E. Hart, and D. G. Stork, *Pattern Classification*, 2nd ed. John Wiley and Sons Inc., 2001.
- [38] K. K. et al., “Design of mixed-signal systems-on-a-chip,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, pp. 1561–1571, 2000.
- [39] J. Fan, I. Liao, S. X.-D. Tan, Y. Cai, and X. Hong, “Localized on-chip power delivery network optimization via sequence of linear programming,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, 2006, pp. 272–277.
- [40] J. Fan, N. Mi, and S. X.-D. Tan, “Voltage drop reduction for on-chip power delivery considering leakage current variations,” in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*. Piscataway, NJ, USA: IEEE Press, 2007, pp. 78–83.
- [41] J. Fan, S. X.-D. Tan, Y. Cai, and X. Hong, “Partitioning-based decap capacitor budgeting via sequence of linear programming,” *Integration, the VLSI Journal*, vol. 40, no. 4, pp. 516–524, Mar. 2007.
- [42] P. Feldmann, T. V. Nguyen, S. W. Director, and R. A. Rohrer, “Sensitivity computation in piecewise approximate circuit simulation,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 10, no. 2, pp. 171–183, Feb. 1991.
- [43] P. Feldmann and J. Roychowdhury, “Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm,” in *Proc. ICCAD*, Nov. 1996, pp. 295–300.
- [44] Z. Feng, Z. Zeng, and P. Li, “Parallel on-chip power distribution network analysis on multi-core-multi-GPU platforms,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 19, no. 10, pp. 1823–1836, 2011.
- [45] Z. Feng and P. Li, “Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms,” in *ICCAD ’08*. IEEE Press, 2008, pp. 647–654.

- [46] —, “Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, November 2010, pp. 551–555.
- [47] Z. Feng and Z. Zeng, “Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis,” in *Proc. Design Automation Conf. (DAC)*. New York, NY, USA: ACM, 2010, pp. 661–666.
- [48] —, “Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis,” in *Proc. Design Automation Conf. (DAC)*, 2010, pp. 661–666.
- [49] Z. Feng, Z. Zeng, and P. Li, “Parallel On-Chip Power Distribution Network Analysis on Multi-Core-Multi-GPU Platforms,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 19, no. 10, pp. 1823–1836, 2011.
- [50] J. Fu, Z. Luo, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan, “A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2004, pp. 505–510.
- [51] —, “A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery,” *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science (IEICE)*, vol. E87-A, no. 12, pp. 3273–3280, Dec. 2004.
- [52] —, “VLSI on-chip power/ground network optimization considering decap leakage currents,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2005, pp. 735–738.
- [53] J. Fu, Z. Luo, X. Hong, Y. Cai, S. Tan, and Z. Pan, “A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery,” *Proc. Design Automation Conf. (DAC)*, pp. 505 – 510, Jan. 2004.
- [54] N. Galoppo, N. K. Govindaraju, M. Henson, and D. Manocha, “Lu-gpu: Efficient algorithms for solving dense linear system on graphics hardware,” in *Proc. Design Automation Conf. (DAC)*, 2005.
- [55] —, “Lu-gpu: Efficient algorithms for solving dense linear systems on graphics hardware,” in *SC '05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing*. Washington, DC, USA: IEEE Computer Society, 2005, p. 3.

- [56] F. R. Gantmacher, *The Theory of Matrices, vol. 1*. New York : Chelsea Publishing Co., 1977.
- [57] C. W. Gear, *Numerical Initial Value Problems in Ordinary Differential Equations*. Englewood Cliffs, NJ: Prentice-Hall, 1971.
- [58] G. H. Golub and C. F. V. Loan, *Matrix Computations*, 2nd ed. Baltimore, MD: The Johns Hopkins University Press, 1989.
- [59] G. H. Golub and C. V. Loan, *Matrix Computations*, 3rd ed. The Johns Hopkins University Press, 1996.
- [60] K. Gulati, J. F. Croix, S. P. Khatri, and R. Shastri, “Fast circuit simulation on graphics processing units,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2009, pp. 403–408.
- [61] S. Gunther, F. Binns, D. Carmean, and J. Hall, “Managing the impact of increasing microprocessor power consumption,” in *Intel Technology Journal*, First Quarter 2001.
- [62] W. Guo, S. X.-D. Tan, Z. Luo, and X. Hong, “Partial random walk for large linear network analysis,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2004, pp. V173–176.
- [63] —, “Partial random walks for transient analysis of large power distribution networks,” *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science(IEICE)*, vol. E87-A, no. 12, pp. 3265–3272, Dec. 2004.
- [64] L. He, W. Liao, and M. R. Stan, “System level leakage reduction considering the interdependence of temperature and leakage,” in *Proc. Design Automation Conf. (DAC)*, 2004, pp. 12–17.
- [65] G. Huang, D. Sekar, and J. M. A. Naeemi, K. Shakeri, “Compact physical models for power supply noise and chip/package co-design of gigascale integration,” in *Electronic Components and Technology Conference*, 2007, pp. 1659–1666.
- [66] W. Huang, M. Stan, K. Skadron, K. Sankaranarayanan, S. Ghosh, and S. Velusamy, “Compact thermal modeling for temperature-aware design,” in *Proc. Design Automation Conf. (DAC)*, 2004, pp. 878–883.

- [67] X. Huang, V. Rahjavan, and R. A. Rohrer, "Awesim: a program for efficient analysis of linear(ized) circuits," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1990.
- [68] A. Iserles, *A First Course in the Numerical Analysis of Differential Equations*, 3rd ed. Cambridge University, 1996.
- [69] A. Kahng, B. Liu, and S. Tan, "Efficient decoupling capacitor planning via convex programming methods," *Proc. Int. Symp. on Physical Design (ISPD)*, Apr 2006.
- [70] A. B. Kahng, "DFM tools and methodologies for 65nm and below," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2006, tutorial.
- [71] L. Kang, Y. Cai, Y. Zou, J. Shi, X. Hong, and S. Tan, "Fast decoupling capacitor budgeting for power/ground network using random walk approach," *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan 2007.
- [72] S. Kapur and D. Long, "IES3: A fast integral equation solver for efficient 3-dimensional extraction," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1997.
- [73] G. Karypis, R. Aggarwal, and V. K. S. Shekhar, "Multilevel hypergraph partitioning: application in VLSI domain," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 7, no. 1, pp. 69–79, March 1999.
- [74] T. Kato *et al.*, "Envelope following analysis of an autonomous power electronic system," in *IEEE COMPEL'06*, July 2006, pp. 29–33.
- [75] D. Kouroussis, "Incremental partitioning-based vectorless power grid verification," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2005, pp. 358–364.
- [76] J. N. Kozhaya, S. R. Nassif, , and F. N. Najm, "A multigrid-like technique for power grid analysis," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 10, pp. 1148–1160, Oct. 2002.
- [77] P. Krein, *Elements of Power Electronics*. Oxford University Press, 1997.

- [78] K. Kundert, "Simulation methods for RF integrated circuits," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 1997, pp. 752–765.
- [79] K. Kundert *et al.*, "An envelope following method for the efficient transient simulation of switching power and filter circuits," in *Proc. ICCAD*, Oct. 1988, pp. 446–449.
- [80] K. S. Kundert, J. K. White, and A. Sangiovanni-Vincentelli, *Steady-State Methods for Simulating Analog and Microwave Circuits*. Kluwer Academic Publishers, 1990.
- [81] P. Lancaster and M. Tismenstsky, *The Theory of Matrices*, 2nd ed. New York: Academic Press, 1985.
- [82] B. P. Lathi, *Modern Digital and Analog Communication Systems*, 3rd ed. Oxford University Press, 1998.
- [83] K. Lee and K. Skadron, "Using performance counters for runtime temperature sensing in high performance processors," in *the Workshop on High-Performance, Power-aware Computing(HP-PAC), in conjunction with the 2005 International Parallel and Distributed Processing Symposium*, Apr. 2005.
- [84] S. Lee, S. Song, V. Au, and K. Moran, "Constricting/spreading resistance model for electronics packaging," in *Proc. ASME/JSME Thermal Engineering Conference*, Mar. 1995, pp. 199–206.
- [85] T. H. Lee, *The Design of CMOS Radio-Frequency Integrated Circuits*, 2nd ed. Cambridge University Press, 2004.
- [86] T. H. Lee and S. S. Wong, "Cmos rf integrated circuit at 5 ghz and beyond," *Proc. of IEEE*, vol. 88, no. 10, pp. 1560–1571, 2000.
- [87] Y.-M. Lee, J.-L. Tsai, and C. C.-P. Chen, "Simultaneous area minimization and decaps insertion for power delivery network using adjoint sensitivity analysis with ieks method," in *Proc. of VLSI Design/CAD Symposium*, 2003.
- [88] H. Li, P. Liu, Z. Qi, L. Jin, W. Wu, S. X.-D. Tan, and J. Yang, "Efficient thermal simulation for run-time temperature tracking and management," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, Oct. 2005, pp. 130–133.

- [89] H. Li, Z. Qi, S. X.-D. Tan, L. Wu, Y. Cai, and X. Hong, "Partitioning-based approach to fast on-chip decoupling capacitor budgeting and minimization," in *Proc. Design Automation Conf. (DAC)*, 2005, pp. 170–175.
- [90] H. Li, Z. Qi, S. Tan, L. Wu, Y. Cai, and X. Hong, "Partitioning-based approach to fast on-chip decap budgeting and minimization," *Proc. Design Automation Conf. (DAC)*, pp. 170 – 175, May 2005.
- [91] Z. Li and C.-J. R. Shi, "A coupled iterative method for efficient time-domain simulation of nonlinear circuits with power/ground networks," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2004, pp. V165–168.
- [92] J. Lillis, C. Cheng, S. Lin, and N. Chang, *Interconnect analysis and synthesis*. John Wiley, 1999.
- [93] —, *Interconnect analysis and synthesis*. John Wiley, 1999.
- [94] E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "NVIDIA Tesla: A unified graphics and computing architecture," *IEEE Micro*, vol. 28, no. 2, pp. 39–55, 2008.
- [95] C. Liu, V. Iyengar, and D. K. Pradhan, "Thermal-aware testing of network-on-chip using multiple-frequency clocking," in *Proceedings of the 24th IEEE VLSI Test Symposium*, 2006, pp. 46–51.
- [96] J. W. Liu, "Modification of the minimum degree algorithm by multiple elimination," *ACM Trans. Math. Software*, vol. 11, pp. 141–153, 1985.
- [97] P. Liu, Z. Qi, H. Li, L. Jin, W. Wu, S. X.-D. Tan, and J. Yang, "Fast thermal simulation for architecture level dynamic thermal management," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov 2005, pp. 639–644.
- [98] P. Liu, Z. Qi, and S. X.-D. Tan, "Passive hierarchical model order reduction and realization of RLCM circuits," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, 2005, pp. 603–608.
- [99] R. Ludwig and P. Bretchko, *RF Circuit Design, Theory and Applications*. Prentice Hall, 2000.

- [100] J. MacQueen, “Some methods for classification and analysis of multivariate observations,” in *Proceedings of 5th Berkeley Symposium on Mathematical Statistics and Probability*, 1967, pp. 281–297.
- [101] K. Mayaram, D. C. Lee, S. Moinian, D. R. Rich, and J. Joychowdhury, “Computer-aided circuit analysis tools for RFIC simulation: algorithms, features, and limitations,” *IEEE Trans. on Circuits and Systems II: analog and digital signal processing*, vol. 47, no. 4, pp. 274–286, 2000.
- [102] J. Mayer, “ILU++ package,” www.iluplusplus.de/.
- [103] —, “A multilevel Crout ILU preconditioner with pivoting and row permutation,” *Numer. Linear Algebra Appl.*, vol. 14, no. 10, pp. 771–789, December 2007.
- [104] T. Mei and J. Roychowdhury, “An efficient and robust technique for tracking amplitude and frequency envelopes in oscillators,” in *Proc. IEEE/ACM ICCAD*, Nov. 2005, pp. 599–603.
- [105] N. Mohan, *First Course on Power Electronics*. MNPERE, 2005.
- [106] L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Ph.D. dissertation, University of California, Berkeley, Berkeley CA, May 1975.
- [107] S. R. Nassif, “Power grid analysis benchmarks,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2008, pp. 376–381.
- [108] S. R. Nassif and J. N. Kozhaya, “Fast power grid simulation,” in *Proc. Design Automation Conf. (DAC)*, 2000, pp. 156–161.
- [109] O. Nastov, R. Telichevesky, K. Kundert, and J. White, “Fundamentals of fast simulation algorithms for RF circuits,” *Proceedings of the IEEE*, vol. 95, no. 3, pp. 600–621, 2007.
- [110] —, “Fundamentals of fast simulation algorithms for RF circuits,” *Proceedings of the IEEE*, vol. 95, no. 3, pp. 600–621, 2007.
- [111] NVIDIA, 2011, <http://developer.nvidia.com/cuda-toolkit-40>.
- [112] *CUBLAS Library*, NVIDIA, February 2011.
- [113] *CUSPARSE Library*, NVIDIA, January 2011.

- [114] Z. Pan, Y. Cai, S. X.-D. Tan, Z. Luo, and X. Hong, “Transient analysis of on-chip power distribution networks using equivalent circuit modeling,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, 2004, to appear.
- [115] M. Pant, P. Pant, and D. Wills, “On-chip decoupling capacitor optimization using architectural level current signature prediction,” in *Proc. IEEE Midwest Symp. Circuits and Systems*, 2000, pp. 772–775.
- [116] C. Paul, “Effectiveness of multiple decoupling capacitors,” *IEEE Trans. on Electromagnetic Compatibility*, vol. 34, no. 2, pp. 130–133, May 1992.
- [117] L. T. Pillage, R. A. Rohrer, and C. Visweswariah, *Electronic Circuit and System Simulation Methods*. New York: McGraw-Hill, 1994.
- [118] R. E. Poore, “GPU-accelerated time-domain circuit simulation,” in *Proc. CICC*, September 2009, pp. 629–632.
- [119] Z. Qi, J. Fan, H. Li, S. X.-D. Tan, Y. Cai, and X. Hong, “On-chip decoupling capacitor budgeting by sequence of linear programming,” in *IEEE International Conference on Application Specific Integrated Circuits(ASICON)*, 2005, pp. 98–101.
- [120] Z. Qi, H. Li, S. X.-D. Tan, L. Wu, Y. Cai, and X. Hong, “Fast decap allocation algorithm for robust on-chip power delivery,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, 2005, pp. 542–547.
- [121] H. F. Qian, S. R. Nassif, and S. S. Sapatnekar, “Random walks in a supply network,” in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 93–98.
- [122] H. F. Qian and S. S. Sapatnekar, “Hierarchical random-walk algorithms for power grid analysis,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2004.
- [123] Z. Qin, S. X.-D. Tan, and C. Cheng, *Symbolic Analysis and Reduction of VLSI Circuits*. Boston, MA: Kluwer Academic Publishers, 2005.
- [124] —, *Symbolic Analysis and Reduction of VLSI Circuits*. Boston, MA: Kluwer Academic Publishers, 2005.
- [125] B. Razavi, *RF Microelectronics*. Prentice Hall, 1998.

- [126] L. Ren, X. Chen, Y. Wang, C. Zhang, and H. Yang, "Sparse LU factorization for parallel circuit simulation on GPU," in *Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE*, June 2012, pp. 1125–1130.
- [127] —, "Sparse LU factorization for parallel circuit simulation on GPU," in *Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE*, 2012, pp. 1125–1130.
- [128] P. Rosinger, B. M. Al-Hashimi, and K. Chakrabarty, "Thermal-safe test scheduling for core-based system-on-chip integrated circuits," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, pp. 2502–2512, November 2006.
- [129] C. K. S. Zhao, K. Roy, "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 1, pp. 81–92, Jan. 2002.
- [130] K. Sankaranarayanan, S. Velusamy, M. R. Stan, and K. Skadron, "A case for thermal-aware floorplanning at the microarchitectural level," *The Journal of Instruction-Level Parallelism*, to appear.
- [131] M. Santarina, "Thermal integrity: a must for low-power-ic digital design," in *Electronic Design Network (www.edn.com)*, Sept. 15 2005.
- [132] S. Sapatnekar, *Timing*. Boston, MA, USA: Kluwer Academic Publishers, 2004.
- [133] T. Sherwood, E. Perelman, and B. Calder, "Basic block distribution analysis to find periodic behavior and simulation points in applications," in *the International Conference on Parallel Architectures and Compilation Techniques(PACT2001)*, 2001, pp. 3–14.
- [134] T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder, "Discovering and exploiting program phases," in *IEEE Micro:Micro's Top Picks from Computer Architecture Conferences*, 2003, pp. 84–93.
- [135] T. Sherwood, S. Sair, and B. Calder, "Phase tracking and prediction," in *Proc. IEEE International Symposium on Computer Architecture (ISCA)*, 2003, pp. 45–57.

- [136] Y. Shi, J. Xiong, C. Liu, and L. He, "Efficient decoupling capacitance budgeting considering operation and process variations," *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov 2007.
- [137] R. W. Shonkwiler and L. Lefton, *An introduction to parallel and vector scientific computing*. Cambridge University Press, 2006.
- [138] K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature aware microarchitecture: Extended discussion and results," in *University of Virginia, Dept. of Computer Science, Technical Report CS-2003-08*, Apr. 2003.
- [139] L. Smith, "Decoupling capacitor calculations for cmos circuits," in *Proc. IEEE Topical Meeting of Electrical Performance of Electronic Packaging*, 1994, pp. 101–105.
- [140] H. Su, E. Acar, and S. R. Nassif, "Power grid reduction based on algebraic multigrid principles," in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 109–112.
- [141] H. Su, K. H. Gala, and S. Sapatnekar, "Fast analysis and optimization of power/ground networks," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, November 2000, pp. 447–480.
- [142] H. Su, S. S. Sapatnekar, and S. R. Nassif, "Optimal decoupling capacitor sizing and placement for standard cell layout designs," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 4, pp. 428–436, April 2003.
- [143] H. Su, S. Sapatnekar, and S. Nassif, "Optimal decoupling capacitor sizing and placement for standard-cell layout designs," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 4, pp. 428 – 436, Apr 2003.
- [144] —, "An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts," *Proc. Int. Symp. on Physical Design (ISPD)*, Apr 2002.
- [145] E. Suli and D. Mayers, *An Introduction to Numerical Analysis*. Cambridge University, 2006.
- [146] K. Sun, Q. Zhou, K. Mohanram, and D. C. Sorensen, "Parallel domain decomposition for simulation of large-scale power grids," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2007, pp. 54–59.

- [147] X.-D. Tan and C.-J. Shi, "Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 3, pp. 277–284, March 2003.
- [148] X.-D. Tan, C.-J. Shi, D. Lungeanu, and J.-C. Lee, "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 22, no. 12, pp. 1678–1684, Dec. 2003.
- [149] X.-D. Tan, C.-J. Shi, D. Lungeanu, J.-C. Lee, and L.-P. Yuan, "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings," in *Proc. Design Automation Conf. (DAC)*, June 1999, pp. 78–83.
- [150] R. Telichevesky, K. Kundert, and J. White, "Efficient steady-state analysis based on matrix-free Krylov-subspace methods," in *Proc. Design Automation Conf. (DAC)*, 1995.
- [151] A. M. Trzynadlowski, *Introduction to Modern Power Electronics*, 2nd ed. Wiley, 2010.
- [152] C. Tsai and S. Kang, "Cell-level placement for improving substrate thermal distribution," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, no. 2, pp. 253–266, Feb. 2000.
- [153] V. Verdult and M. Verhaegen, "Subspace identification of piecewise linear systems," in *Proc. 43rd IEEE Conference on Decision and Control (CDC)*, 2004, pp. 3838–3843.
- [154] J. Vlach, *Computerized Approximation and Synthesis of Linear Networks*. New York, NY: John Wiley & Sons Inc., 1969.
- [155] J. Vlach and K. Singhal, *Computer Methods for Circuit Analysis and Design*. New York, NY: Van Nostrand Reinhold, 1995.
- [156] B. Wang and P. Mazumder, "Fast thermal analysis for VLSI circuits via semi-analytical green's function in multi-layer materials," in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2004.
- [157] B. Wang, Y. Zhu, and Y. Deng, "Distributed time, conservative parallel logic simulation on GPUs," in *Proc. Design Automation Conf. (DAC)*, 2010, pp. 761–766.

- [158] J. M. Wang and T. V. Nguyen, “Extended Krylov subspace method for reduced order analysis of linear circuit with multiple sources,” in *Proc. Design Automation Conf. (DAC)*, 2000, pp. 247–252.
- [159] J. Wang, “Deterministic random walk preconditioning for power grid analysis,” in *Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on*, November 2012, pp. 392–398.
- [160] K. Wang and M. Marek-Sadowska, “On-chip power supply network optimization using multigrid-based technique,” in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 113–118.
- [161] —, “On-chip power supply network optimization using multigrid-based technique,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 3, pp. 407–417, Mar. 2005.
- [162] T. Y. Wang and C. C. Chen, “3-D thermal-ADI: a linear-time chip level transient thermal simulator,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 12, pp. 1434–1445, Dec. 2002.
- [163] —, “Spice-compatible thermal simulation with lumped circuit modeling for thermal reliability analysis based on model reduction,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, 2004, pp. 357–362.
- [164] S.-H. Weng, Q. Chen, N. Wong, and C.-K. Cheng, “Circuit simulation via matrix exponential method for stiffness handling and parallel processing,” in *Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on*, November 2012, pp. 407–414.
- [165] J. White and S. Leeb, “An envelope-following approach to switching power converter simulation,” *IEEE Trans. Power Electron.*, vol. 6, no. 2, pp. 303–307, Apr. 1991.
- [166] J. White, F. Odeh, A. Sangiovanni-Vincentelli, and A. Ruehli, “Waveform relaxation: theory and practice,” *Trans. Soc. Compu. Simul.*, pp. 95–133, 1985.
- [167] T. W. Williams, “EDA to the rescue of the silicon roadmap,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, March 2007, keynote speech.

- [168] T. Yu, Z. Xiao, and M. D. F. Wong, “Efficient parallel power grid analysis via additive schwarz method,” in *ICCAD*, 2012, pp. 399–406.
- [169] F. Yuan and A. Opal, “Distortion analysis of periodically switched nonlinear circuits,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, vol. 5, 1999, pp. 499–502.
- [170] —, “An efficient transient analysis algorithm for mildly nonlinear circuits,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 6, pp. 662–673, 2002.
- [171] Z. Zeng, P. Li, and Z. Feng, “Parallel partitioning based on-chip power distribution network analysis using locality acceleration,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, Washington, DC, USA, 2009, pp. 776–781.
- [172] Z. Zeng, X. Ye, Z. Feng, and P. Li, “Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation,” in *Design Automation Conference (DAC), 2010 47th ACM/IEEE*, June 2010, pp. 831 –836.
- [173] Y. Zhan and S. Sapatnekar, “Fast computation of the temperature distribution in VLSI chips using the discrete cosine transform and table look-up,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2005, pp. 87–92.
- [174] Q. J. Zhang and K. C. Gupta, *Neural Networks for RF and Microwave Design*. Boston, MA, USA: Artech House Publishers, 2000.
- [175] M. Zhao, R. V. Panda, S. S. Sapatnekar, and D. Blaauw, “Hierarchical analysis of power distribution networks,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 21, no. 2, pp. 159–168, Feb. 2002.
- [176] M. Zhao, R. V. Panda, S. S. Sapatnekar, T. Edwards, R. Chaudhry, and D. Blaauw, “Hierarchical analysis of power distribution networks,” *Proc. Design Automation Conf. (DAC)*, pp. 150–155, 2000.
- [177] M. Zhao, R. Panda, S. Sundareswaran, S. Yan, and Y. Fu, “A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming,” *Proc. Design Automation Conf. (DAC)*, pp. 217 – 222, Jun 2006.

- [178] W. X. Zhong and F. W. Williams, “A high precise time step integration method,” *Journal of Mechanical Engineering Science*, vol. 208, pp. 427–430, 1994.
- [179] W. X. Zhong, J. Zhu, and X. X. Zhong, “On a new time integration method for solving time dependent partial differential equations,” *Computer Methods in Applied Mechanics Engineering*, vol. 130, pp. 163–178, 1996.
- [180] Q. Zhou, K. Sun, K. Mohanram, and D. C. Sorensen, “Large power grid analysis using domain decomposition,” in *Proc. Design, Automation and Test In Europe. (DATE)*. 3001 Leuven, Belgium, Belgium: European Design and Automation Association, 2006, pp. 27–32.