

References

- [1] “The boost library,” <http://www.boost.org/>.
- [2] *MATLAB*, www.mathworks.com/help/toolbox/stats/normcdf.html.
- [3] A. Abdollahi, F. Fallah, and M. Pedram, “Runtime mechanisms for leakage current reduction in CMOS VLSI circuits,” in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, Aug. 2002, pp. 213–218.
- [4] A. Abu-Dayya and N. Beaulieu, “Comparison of methods of computing correlated lognormal sumdistributions and outages for digital wireless applications,” in *Proc. IEEE Vehicular Technology Conference*, vol. 1, June 1994, pp. 175–179.
- [5] A. Agarwal, D. Blaauw, V. Zolotov, M. Z. S. Sundareswaran, K. Gala, and R. Panda, “Path-based statistical timing analysis considering inter- and intra- die correlations,” in *Proc. IEEE/ACM Int. Workshop on Timing Issues*, Aug. 2002, pp. 16–21.
- [6] K. Agarwal, D. Blaauw, and V. Zolotov, “Statistical timing analysis for intra-die process variations with spatial correlations,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2003, pp. 900–907.
- [7] K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, and S. Vrudhula, “Variational delay metrics for interconnect timing analysis,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2004, pp. 381–384.
- [8] J. D. Alexander and V. D. Agrawal, “Algorithms for estimating number of glitches and dynamic power in CMOS circuits with delay variations,” in *IEEE Computer Society Annual Symposium on VLSI*, May 2009, pp. 127–132.
- [9] M. J. Anderson, A. Davoodi, J. Lee, A. Sinkar, and N. S. Kim, “Statistical static timing analysis considering leakage variability in power gated designs,” in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, Aug. 2009, pp. 57–62.
- [10] I. Babuška, F. Nobile, and R. Tempone, “A stochastic collocation method for elliptic partial differential equations with random input data,” *SIAM J. Numer. Anal.*, vol. 45, no. 3, pp. 1005 – 1034, 2007.

- [11] I. Babuška, R. Tempone, and G. E. Zouraris, “A stochastic collocation method for elliptic partial differential equations with random input data,” *Computer Methods in Applied Mechanics and Engineering*, vol. 194, no. 12-16, pp. 1251–1294, 2005.
- [12] S. Bhardwaj, S. Vrudhula, and A. Goel, “A unified approach for full chip statistical timing and leakage analysis of nanoscale circuits considering intradie process variations,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 10, pp. 1812–1825, Oct. 2008.
- [13] S. Bhardwaj, P. Ghanta, and S. Vrudhula, “A framework for statistical timing analysis using non-linear delay and slew models,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2006, pp. 225–230.
- [14] D. Blaauw, K. Chopra, A. Srivastava, and L. Scheffer, “Statistical timing analysis: From basic principles to state of the art,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 4, pp. 589–607, APR. 2008.
- [15] R. Burch, F. Najm, P. Yang, and T. Trick, “A monte carlo approach for power estimation,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 1, no. 1, pp. 63–71, Mar. 1993.
- [16] H. Chang and S. Sapatnekar, “Statistical timing analysis under spatial correlations,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 9, pp. 1467–1482, Sept. 2005.
- [17] H. Chang and S. S. Sapatnekar, “Statistical timing analysis considering spatial correlations using a single pert-like traversal,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2003, pp. 621–625.
- [18] —, “Full-chip analysis of leakage power under process variations, including spatial correlations,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2005, pp. 523–528.
- [19] —, “Prediction of leakage power under process uncertainties,” *ACM Trans. on Design Automation of Electronics Systems*, vol. 12, no. 2, pp. 1–27, Apr. 2007.
- [20] H. Chen, S. Neely, J. Xiong, V. Zolotov, and C. Visweswariah, “Statistical modeling and analysis of static leakage and dynamic switching power,” in *Power and Timing Modeling, Optimization and Simulation: 18th International Workshop, (PATMOS)*, Sep. 2008, pp. 178–187.

- [21] R. Chen, L. Zhang, V. Zolotov, C. Visweswariah, and J. Xiong, "Static timing: back to our roots," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2008, pp. 310–315.
- [22] C. Chiang and J. Kawa, *Design for Manufacturability*. Springer, 2007.
- [23] T.-L. Chou and K. Roy, "Power estimation under uncertain delays," *Integr. Comput.-Aided Eng.*, vol. 5, no. 2, pp. 107–116, Apr. 1998.
- [24] T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, *Introduction to Algorithms*, 2nd ed. MIT Press, 2001.
- [25] J. Cui, G. Chen, R. Shen, S. X.-D. Tan, W. Yu, and J. Tong, "Variational capacitance modeling using orthogonal polynomial method," in *Proc. IEEE/ACM International Great Lakes Symposium on VLSI*, 2008, pp. 23–28.
- [26] L. Daniel, O. C. Siong, L. S. Chay, K. H. Lee, and J. White, "Multi-parameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 23, no. 5, pp. 678–693, May 2004.
- [27] S. Dasgupta, "Kharitonov's theorem revisited," *Systems & Control Letters*, vol. 11, no. 5, pp. 381 – 384, 1988.
- [28] V. De and S. Borkar, "Technology and design challenges for low power and high performance," in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, Aug. 1999, pp. 163–168.
- [29] L. H. de Figueiredo and J. Stolfi, "Self-validated numerical methods and applications," in *Brazilian Mathematics Colloquium monographs*, IMPA/CNPq, Rio de Janeiro, Brazil, 1997.
- [30] A. Dharchoudhury and S. Kang, "Worst-case analysis and optimization of vlsi circuit performances," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 14, no. 4, pp. 481 –492, Apr. 1995.
- [31] C. Ding, C. Hsieh, and M. Pedram, "Improving the efficiency of monte carlo power estimation VLSI," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 8, no. 5, pp. 584–593, Oct. 2000.

- [32] C. Ding, C. Tsui, and M. Pedram, "Gate-level power estimation using tagged probabilistic simulation," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 17, no. 11, pp. 1099–1107, Nov. 1998.
- [33] Q. Dinh, D. Chen, and M. D. Wong, "Dynamic power estimation for deep submicron circuits with process variation," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2010, pp. 587–592.
- [34] T. S. Doorn, E. J. W. ter Maten, J. A. Croon, A. Di Bucchianico, and O. Wittich, "Important sampling monte carlo simulations for accurate estimation of sram yield," in *ESSCIRC 2008 - 34th European Solid-State Circuits Conference*. IEEE, 2008, pp. 230–233.
- [35] S. Dowdy and S. Wearden, *Statistics for Research*. Wiley, 2004.
- [36] J. Fan, N. Mi, and S. X.-D. Tan, "Variational compact modeling and simulation for linear dynamic systems," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, 2006, pp. 17–22.
- [37] —, "Voltage drop reduction for on-chip power delivery considering leakage current variations," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, 2007, pp. 78–83.
- [38] R. Fernandes and R. Vemuri, "Accurate estimation of vector dependent leakage power in presence of process variations," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, Oct. 2009, pp. 451–458.
- [39] I. A. Ferzli and F. N. Najm, "Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations," in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2003, pp. 865–859.
- [40] —, "Statistical verification of power grids considering process-induced leakage current variations," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2003, pp. 770–777.
- [41] G. F. Fishman, *Monte Carlo, concepts, algorithms, and Applications*. Springer, 1996.
- [42] R. Ghanem, "The nonlinear Gaussian spectrum of log-normal stochastic processes and variables," *Journal of Applied Mechanics*, vol. 66, pp. 964–973, December 1999.

- [43] R. G. Ghanem and P. D. Spanos, *Stochastic Finite Elements: A Spectral Approach*. Dover Publications, 2003.
- [44] P. Ghanta and S. Vrudhula, “Variational interconnect delay metrics for statistical timing analysis,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, 2006, pp. 19–24.
- [45] P. Ghanta, S. Vrudhula, and S. Bhardwaj, “Stochastic variational analysis of large power grids considering intra-die correlations,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, July 2006, pp. 211–216.
- [46] P. Ghanta, S. Vrudhula, R. Panda, and J. Wang, “Stochastic power grid analysis considering process variations,” in *Proc. Design, Automation and Test In Europe. (DATE)*, vol. 2, 2005, pp. 964–969.
- [47] A. Ghosh, S. Devadas, K. Keutzer, and J. White, “Estimation of average switching activity in combinational and sequential circuits,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, June 1992, pp. 253–259.
- [48] P. Glasserman, P. Heidelberger, and P. Shahabuddin, “Importance sampling and stratification for value-at-risk,” in *Proc. Intl. Conference on Computational Finance*, 1999, pp. 7–24.
- [49] P. Glasserman, *Monte Carlo Methods in Financial Engineering*. Lexington, Massachusetts: Springer, 2004.
- [50] A. Goel and S. Vrudhula, “Statistical waveform and current source based standard cell models for accurate timing analysis,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, Jun. 2008, pp. 227–230.
- [51] F. Gong, X. Liu, H. Yu, S. X. Tan, and L. He, “A fast non-monte-carlo yield analysis and optimization by stochastic orthogonal polynomials,” *ACM Trans. on Design Automation of Electronics Systems*, 2011, in press.
- [52] R. L. Gorsuch, *Factor Analysis*. Hillsdale, NJ, 1974.
- [53] C. Grimm, W. Heupke, and K. Waldschmidt, “Analysis of mixed-signal systems with affine arithmetic,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 1, pp. 118 – 123, 2005.

- [54] S. Gupta and S. S. Sapatnekar, “Current source modeling in the presence of body bias,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2010, pp. 199–204.
- [55] Z. Hao, R. Shen, S. X.-D. Tan, B. Liu, G. Shi, and Y. Cai, “Statistical full-chip dynamic power estimation considering spatial correlations,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, March 2011.
- [56] Z. Hao, S. X.-D. Tan, and G. Shi, “An efficient statistical chip-level total power estimation method considering process variations with spatial correlation,” in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, March 2011.
- [57] B. P. Harish, N. Bhat, and M. B. Patil, “Process variability-aware statistical hybrid modeling of dynamic power dissipation in 65 nm CMOS designs,” in *Proc. Int. Conf. on Computing: Theory and Applications (ICCTA)*, Mar. 2007, pp. 94–98.
- [58] D. Hawkins, “The problem of overfitting,” *JOURNAL OF CHEMICAL INFORMATION AND COMPUTER SCIENCES*, vol. 44, no. 1, pp. 1–12, JAN-FEB 2004.
- [59] K. R. Heloue, N. Azizi, and F. N. Najm, “Modeling and estimation of full-chip leakage current considering within-die correlation,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2007, pp. 93–98.
- [60] T. Hill and P. Lewicki, *STATISTICS: Methods and Applications*. StatSoft, 2007.
- [61] F. Hu and V. D. Agrawal, “Enhanced dual-transition probabilistic power estimation with selective supergate analysis,” in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, Oct. 2005, pp. 366–372.
- [62] A. Hyvarinen, J. Karhunen, and E. Oja, *Independent Component Analysis*. Wiley, 2001.
- [63] H. Jiang, M. Marek-Sadowska, and S. R. Nassif, “Benefits and costs of power-gating technique,” in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, Oct. 2005, pp. 559–566.
- [64] R. Jiang, W. Fu, J. M. Wang, V. Lin, and C. C.-P. Chen, “Efficient statistical capacitance variability modeling with orthogonal principle

- factor analysis,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2005, pp. 683–690.
- [65] I. T. Jolliffe, *Principal Component Analysis*. Springer-Verlag, 1986.
 - [66] D. D. Jonghe, E. Maricaud, G. Gielen, T. McConaghy, B. Tasic, and H. Stratigopoulos, “Advances in variation-aware modeling, verification, and testing of analog ics,” in *Proc. Design, Automation, and Test in Europe (DATE)*, 2012, pp. 1615–1620.
 - [67] H. Jung and M. Pedram, “Uncertainty-aware dynamic power management in partially observable domains,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 17, no. 7, pp. 929–942, Jul. 2009.
 - [68] M. H. Kalos and P. A. Whitelock, *Monte Carlo methods*. Wiley, 1986, vol. 1.
 - [69] K. Kang, B. C. Paul, and K. Roy, “Statistical timing analysis using leveled covariance propagation,” in *Proc. Design, Automation and Test In Europe. (DATE)*, 2005.
 - [70] T. Karnik, S. Borkar, and V. De, “Sub-90nm technologies-challenges and opportunities for CAD,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, San Jose, CA, Nov 2002, pp. 203–206.
 - [71] V. L. Kharitonov, “Asymptotic stability of an equilibrium position of a family of systems of linear differential equations,” *Differential. Uravnen.*, vol. 14, pp. 2086 –2088, 1978.
 - [72] H. S. Kim and D. M. Walker, “Statistical static timing analysis considering the impact of power supply noise in VLSI circuits,” in *International Workshop on Microprocessor Test and Verification*, Jan. 2006, pp. 587–592.
 - [73] W. Kim, K. T. Do, and Y. H. Kim, “Statistical leakage estimation based on sequential addition of cell leakage currents,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 18, no. 4, pp. 602–615, 2010.
 - [74] L. Kolev, V. Mladenov, and S. Vladov, “Interval mathematics algorithms for tolerance analysis,” *IEEE Trans. on Circuits and Systems*, vol. 35, no. 8, pp. 967 –975, Aug. 1988.

- [75] M. W. Kuemerle, S. K. Lichtensteiger, D. W. Douglas, and I. L. Wemple, “Integrated circuit design closure method for selective voltage binning,” in *U.S. Patent 7475366*, Jan. 2009.
- [76] Y. S. Kumar, J. Li, C. Talarico, and J. Wang, “A probabilistic collocation method based statistical gate delay model considering process variations and multiple input switching,” in *Proc. Design, Automation and Test In Europe. (DATE)*, 2005, pp. 770–775.
- [77] J. X. L. Cheng and L. He, “Non-linear statistical static timing analysis for non-gaussian variation sources,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2007, pp. 250–255.
- [78] A. Lemke, L. Hedrich, and E. Barke, “Analog circuit sizing based on formal methods using affine arithmetic,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2002, pp. 486–489.
- [79] A. Levkovich, E. Zeheb, and N. Cohen, “Frequency response envelopes of a family of uncertain continuous-time systems,” *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 42, no. 3, pp. 156–165, Mar. 1995.
- [80] T. Li and Z. Yu, “Statistical analysis of full-chip leakage power considering junction tunneling leakage,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2007, pp. 99–102.
- [81] X. Li, J. Le, P. Gopalakrishnan, and L. Pileggi, “Asymptotic probability extraction for non-normal distributions of circuit performance,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2004, pp. 2–9.
- [82] X. Li, J. Le, L. Pileggi, and A. Strojwas, “Projection-based performance modeling for inter/intra-die variations,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2005, pp. 721–727.
- [83] X. Li, J. Le, and L. T. Pileggi, “Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, July 2006, pp. 103–108.
- [84] X. Li, P. Li, and L. Pileggi, “Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2005, pp. 806–812.

- [85] L. Lin and W. Burleson, “Analysis and mitigation of process variation impacts on power-attack tolerance,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, Jul. 2009, pp. 238–243.
- [86] Y. Lin and D. Sylvester, “Runtime leakage power estimation technique for combinational circuits,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2007, pp. 660–665.
- [87] B. Liu, “Spatial correlation extraction via random field simulation and production chip performance regression,” in *Proc. Design, Automation and Test In Europe. (DATE)*, Mar. 2008, pp. 527–532.
- [88] B. Liu, J. Messaoudi, and G. Gielen, “A fast analog circuit yield estimation method for medium and high dimensional problems,” in *Proc. Design, Automation, and Test in Europe (DATE)*, 2012, pp. 751–756.
- [89] F. Liu, “An efficient method for statistical circuit simulation,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*. Piscataway, NJ, USA: IEEE Press, 2007, pp. 719–724.
- [90] Y. Liu, L. T. Pileggi, and A. J. Strojwas, “Model order-reduction of rc(l) interconnect including variational analysis,” in *DAC ’99: Proceedings of the 36th ACM/IEEE conference on Design automation*, 1999, pp. 201–206.
- [91] M. Loeve, *Probability theory*, 4th ed. Springer Verlag, 1977.
- [92] J. D. Ma and R. A. Rutenbar, “Fast interval-valued statistical modeling of interconnect and effective capacitance,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 4, pp. 710–724, April 2006.
- [93] —, “Fast interval-valued statistical interconnect modeling and reduction,” in *Proc. Int. Symp. on Physical Design (ISPD)*, 2005, pp. 159–166.
- [94] J. Ma and R. Rutenbar, “Interval-valued reduced-order statistical interconnect modeling,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, no. 9, pp. 1602–1613, 2007.
- [95] V. Mehrotra, S. Sam, D. Boning, A. Chandrakasan, R. Vallishayee, and S., “A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2000.

- [96] N. Mi, J. Fan, and S. X.-D. Tan, "Simulation of power grid networks considering wires and lognormal leakage current variations," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, Sept. 2006, pp. 73–78.
- [97] —, "Statistical analysis of power grid networks considering lognormal leakage current variations with spatial correlation," in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, 2006, pp. 56–62.
- [98] R. E. Moore, *Interval Analysis*. Prentice-Hall, 1966.
- [99] S. Mukhopadhyay and K. Roy, "Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation," in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, 2003, pp. 172–175.
- [100] F. Najm, "Transition density: a new measure of activity in digital circuits," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 12, no. 2, pp. 310–323, Feb. 1993.
- [101] F. Najm, R. Burch, P. Yang, and I. Hajj, "Probabilistic simulation for reliability analysis of CMOS VLSI circuits," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 9, no. 4, pp. 439–450, Apr. 1990.
- [102] S. Narendra, V. De, S. Borkar, D. A. Antoniadis, and A. P. Chandrakasan, "Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18- μm CMOS," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, 2004.
- [103] S. Nassif, "Delay variability: sources, impact and trends," in *Proc. IEEE Int. Solid-State Circuits Conf.*, San Francisco, CA, Feb 2000, pp. 368–369.
- [104] —, "Design for variability in DSM technologies," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, San Jose, CA, Mar 2000, pp. 451–454.
- [105] —, "Model to hardware correlation for nm-scale technologies," in *Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)*, Sept 2007, keynote speech.

- [106] E. Novak and K. Ritter, “Simple cubature formulas with high polynomial exactness,” *Constructive Approximation*, vol. 15, no. 4, pp. 449–522, Dec 1999.
- [107] D. O. Ouma, D. S. Boning, J. E. Chung, W. G. Easter, V. Saxena, S. Misra, and A. Crevasse, “Characterization and modeling of oxide chemical-mechanical polishing using planarization length and pattern density concepts,” *IEEE Trans. on Semiconductor Manufacturing*, vol. 15, no. 2, pp. 232–244, May 2002.
- [108] A. B. Owen, “Latin supercube sampling for very high-dimensional simulations,” *ACM Transactions on Modeling and Computer Simulation*, vol. 8, no. 1, pp. 71–102, Jan. 1998.
- [109] S. Pant, D. Blaauw, V. Zolotov, S. Sundareswaran, and R. Panda, “A stochastic approach to power grid analysis,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2004, pp. 171–176.
- [110] S. Pant and D. Blaauw, “Static timing analysis considering power supply variations,” *Computer-Aided Design, International Conference on*, vol. 0, pp. 365–371, 2005.
- [111] A. Papoulis and S. Pillai, *Probability, Random Variables and Stochastic Processes*. McGraw-Hill, 2001.
- [112] J. Phillips, “Variational interconnect analysis via PMTBR,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2004, pp. 872–879.
- [113] S. Pilli and S. Sapatnekar, “Power estimation considering statistical ic parametric variations,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, vol. 3, June 1997, pp. 1524–1527.
- [114] W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, *Numerical Recipes in C: The art of Scientific Computing*. Cambridge University Press, 1992.
- [115] C. Pritchard and B. Wigdorowitz, “Improved method of determining time-domain transient performance bounds from frequency response uncertainty regions,” *International Journal of Control*, vol. 66, no. 2, pp. 311 – 327, 1997.

- [116] L. Qian, D. Zhou, S. Wang, and X. Zeng, “Worst case analysis of linear analog circuit performance based on kharitonov’s rectangle,” in *Proc. IEEE Int. Conf. on Solid-State and Integrated Circuit Technology (ICSICT)*, Nov. 2010.
- [117] S. N. R. Kanj, R. Joshi, “Mixture important sampling and its application to the analysis of srma designs in the presence of rare failure events,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2006, pp. 69–72.
- [118] R. Rao, A. Srivastava, D. Blaauw, and D. Sylvester, “Statistical estimation of leakage current considering inter- and intra-die process variation,” in *ISLPED ’03: Proceedings of the 2003 international symposium on Low power electronics and design*, 2003, pp. 84–89.
- [119] —, “Statistical analysis of subthreshold leakage current for VLSI circuits,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 12, no. 2, pp. 131–139, Feb 2004.
- [120] R. R. Rao, A. Devgan, D. Blaauw, and D. Sylvester, “Parametric yield estimation considering leakage variability,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2004, pp. 442–447.
- [121] E. Rosseel, H. D. Gerssem, and S. Vandewalle, “Nonlinear stochastic galerkin and collocation methods: Application to a ferromagnetic cylinder rotating at high speed,” *Comunt. Comput. Phys.*, vol. 8, no. 5, pp. 947–975, 2010.
- [122] J. Roy, S. Adya, D. Papa, and I. Markov, “Min-cut floorplacement,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 7, pp. 1313–1326, July 2006.
- [123] R. Rutenbar, “Next-generation design and EDA challenges,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, January 2007, keynote speech.
- [124] R. Rutenbar, G. Gielen, and J. Roychowdhury, “Hierarchical modeling, optimization, and synthesis for system-level analog and rf designs,” *Proceedings of the IEEE*, vol. 95, no. 3, pp. 640–669, 2007.
- [125] S. Saibua, L. Qian, and D. Zhou, “Worst case analysis for evaluating VLSI circuit performance bounds using an optimization method,” in *IEEE/IFIP 19th International Conference on VLSI and System-on-Chip*, 2011, pp. 102–105.

- [126] B. E. A. Saleh and M. C. Teich, *Fundamentals of Photonics*. Wiley, 1991.
- [127] S. B. Samaan, “The impact of device parameter variations on the frequency and performance of VLSI chips,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, ser. ICCAD ’04, 2004, pp. 343–346.
- [128] L. Scheffer, “The count of Monte Carlo,” in *ACM/IEEE International Workshop on Timing Issues (TAU)*, 2004, <http://www.tauworkshop.com>.
- [129] G. Seber, *Multivariate Observations*. John Wiley and Sons, 2004.
- [130] A. S. Sedra and K. C. Smith, *Microelectronic Circuits*. Oxford University Press, USA, 2009.
- [131] S. Shah, P. Gupta, and A. Kahng, “Standard cell library optimization for leakage reduction,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, July 2006, pp. 983–986.
- [132] R. Shen, S. X.-D. Tan, J. Cui, W. Yu, Y. Cai, and G. Chen, “Variational capacitance extraction and modeling based on orthogonal polynomial method,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 18, no. 11, pp. 1556–1565, 2010.
- [133] R. Shen, S. X.-D. Tan, N. Mi, and Y. Cai, “Statistical modeling and analysis of chip-level leakage power by spectral stochastic method,” *Integration, the VLSI Journal*, vol. 43, no. 1, pp. 156–165, January 2010.
- [134] R. Shen, S. X.-D. Tan, and J. Xiong, “A linear statistical analysis for full-chip leakage power with spatial correlation,” in *Proc. IEEE/ACM International Great Lakes Symposium on VLSI*, May 2010, pp. 227–232.
- [135] C.-J. R. Shi and M. W. Tian, “Simulation and sensitivity of linear analog circuits under parameter variations by robust interval analysis,” *ACM Trans. Des. Autom. Electron. Syst.*, vol. 4, pp. 280–312, July 1999.
- [136] Y. Shi, J. Xiong, C. Liu, and L. He, “Efficient decoupling capacitance budgeting considering operation and process variations,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 7, pp. 1253–1263, Jul 2008.

- [137] A. Singhee and R. A. Rutenbar, “Why quasi-monte carlo is better than monte carlo or latin hypercube sampling for statistical circuit analysis,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 29, no. 11, pp. 1763–1776, 2010.
- [138] S. Skelboe, “True worst-case analysis of linear electrical circuits by interval arithmetic,” *IEEE Trans. on Circuits and Systems*, vol. 26, no. 10, pp. 874 – 879, Oct. 1979.
- [139] K. Smith, *Moonte Carlo methods: their role for econometrics*. Lexington, Massachusetts: Lexington Book, 1973.
- [140] R. Spence and R. Soin, *Tolerance Design of Electronic Circuits*. Addison-Wesley, Reading, MA., 1988.
- [141] A. Srivastava, R. Bai, D. Blaauw, and D. Sylvester, “Modeling and analysis of leakage power considering within-die process variations,” in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, Aug. 2002, pp. 64–67.
- [142] A. Srivastava, K. Chopra, S. Shah, D. Sylvester, and D. Blaauw, “A novel approach to perform gate-level yield analysis and optimization considering correlated variations in power and performance,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 2, pp. 272–285, Jul. 2008.
- [143] A. Srivastava, D. Sylvester, and D. Blaauw, *Statistical Analysis and Optimization for VLSI: Timing and Power*. Springer, 2005.
- [144] J. Stolfi and L. H. de Figueiredo, *Self-Validated Numerical Methods and Applications*. Rio De Janeiro, Brazil: Brazilian Mathematics Colloquium Monograph, IMPA, 1997.
- [145] B. G. Streetman and S. Banerjee, *Solid-State Electronic Devices*. Prentice Hall, 2000, 5th ed.
- [146] H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif, “Full chip leakage estimation considering power supply and temperature variations,” in *ISLPED ’03: Proceedings of the 2003 international symposium on Low power electronics and design*, 2003, pp. 78–83.
- [147] J. F. Swidzinski, M. Keramat, and K. Chang, “A novel approach to efficient yield estimation for microwave integrated circuits,” in *42nd*

- Midwest Symposium on Circuits and Systems.* IEEE, 1999, pp. 367–370.
- [148] The Mathworks Inc., *MATLAB Optimization Toolbox*, <http://www.mathworks.com/help/toolbox/optim/>, 2012.
 - [149] M. Tian and C.-J. Shi, “Rapid frequency-domain analog fault simulation under parameter tolerances,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, June 1997, pp. 275–280.
 - [150] W. Tian, X.-T. Ling, and R.-W. Liu, “Novel methods for circuit worst-case tolerance analysis,” *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 43, no. 4, pp. 272–278, Apr. 1996.
 - [151] K. Tiri and I. Verbauwhede, “A digital design flow for secure integrated circuits,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 7, pp. 1197–1208, Jul. 2006.
 - [152] J. W. Tschanz, S. Narendra, R. Nair, and V. De, “Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors,” *IEEE J. Solid-State Circuits*, vol. 38, no. 5, pp. 826–829, May 2003.
 - [153] C.-Y. Tsui, M. Pedram, and A. Despain, “Efficient estimation of dynamic power consumption under a real delay model,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 1993, pp. 224–228.
 - [154] J. Villena and L. Silveira, “Arms - automatic residue-minimization based sampling for multi-point modeling techniques,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, 2009.
 - [155] M. Vratonjic, B. R. Zeydel, and V. G. Oklobdzija, “Circuit sizing and supply-voltage selection for low-power digital circuit design,” in *Power and Timing Modeling, Optimization and Simulation: 18th International Workshop, (PATMOS)*, 2006, pp. 148–156.
 - [156] S. Vruthula, J. M. Wang, and P. Ghanta, “Hermite polynomial based interconnect analysis in the presence of process variations,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 10, 2006.

- [157] C.-Y. Wang and K. Roy, “Maximum power estimation for CMOS circuits using deterministic and statistical approaches,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 6, no. 1, pp. 134–140, Mar. 1998.
- [158] J. Wang, P. Ghanta, and S. Vrudhula, “Stochastic analysis of interconnect performance in the presence of process variations,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov 2004, pp. 880–886.
- [159] J. M. Wang, B. Srinivas, D. Ma, C. C.-P. Chen, and J. Li, “System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS),” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2005, pp. 727–734.
- [160] X. Wang, E. A. Foreman, and P. A. Habitz, “Using statistical static timing sign-off methodology for voltage binning in 45 nm,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, June 2010, user track 2U.1 P.
- [161] J. Xiong, V. Zolotov, and L. He, “Robust extraction of spatial correlation,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, no. 4, 2007.
- [162] D. Xiu and G. Karniadakis, “The Wiener-Askey polynomial chaos for stochastic differential equations,” *SIAM J. Scientific Computing*, vol. 24, no. 2, pp. 619–644, Oct 2002.
- [163] —, “Modeling uncertainty in flow simulations via generalized polynomial chaos,” *J. of Computational Physics*, vol. 187, no. 1, pp. 137–167, May 2003.
- [164] D. Xiu and J. S. Hesthaven, “High-order collocation methods for differential equations with random inputs,” *SIAM J. Sci. Comput.*, vol. 27, no. 3, pp. 1118 – 1039, 2005.
- [165] H. Xu, R. Vemuri, and W. Jone, “Run-time active leakage reduction by power gating and reverse body biasing: An energy view,” in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, Oct. 2008, pp. 618–625.
- [166] Z. Ye and Z. Yu, “An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2009, pp. 295–301.

- [167] H. Yu, X. Liu, H. Wang, and S. X.-D. Tan, “A fast analog mismatch analysis by an incremental and stochastic trajectory piecewise linear macromodel,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2010, pp. 211–216.
- [168] W. Yu, C. Hu, and W. Zhang, “Variational capacitance extraction of on-chip interconnects based on continuous surface model,” in *Proc. IEEE/ACM Design Automation Conference (DAC)*, July 2009, pp. 758–763.
- [169] W. Zhang, W. Yu, Z. Wang, Z. Yu, R. Jiang, and J. Xiong, “An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation,” in *Proc. Design, Automation and Test In Europe. (DATE)*, Mar. 2008, pp. 580–585.
- [170] H. Zhu, X. Zeng, W. Cai, J. Xue, and D. Zhou, “A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology,” in *Proc. Design, Automation and Test In Europe. (DATE)*, Mar 2007, pp. 1514–1519.
- [171] Z. Zhu and J. Phillips, “Random sampling of moment graph: a stochastic Krylov-reduction algorithm,” in *Proc. Design, Automation and Test In Europe. (DATE)*, April 2007, pp. 1502–1507.
- [172] V. Zolotov, C. Viweswariah, and J. Xiong, “Voltage binning under process variation,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2009, pp. 425–432.
- [173] Y. Zou, Y. Cai, Q. Zhou, X. Hong, S. X.-D. Tan, and L. Kang, “Practical implementation of stochastic parameterized model order reduction via hermite polynomial chaos,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2007, pp. 367–372.