

References

- [1] “DARPA Microtechnologies for Air Cooled Exchangers program,” <http://www.darpa.mil/mto/programs/mace/index.html>.
- [2] “DARPA Nanothermal Interfaces (NTI) program,” <http://www.darpa.mil/mto/programs/tgp/index.html>.
- [3] “Failure mechanisms and models for semiconductor devices, JEDEC publication JEP122C ,” <http://www.jedec.org> .
- [4] “HotSpot Program,” <http://lava.cs.virginia.edu/HotSpot/versions.htm>.
- [5] “IBM direct jet impingement chip cooling technology ,” <http://www.zurich.ibm.com/st/cooling/convective.html>.
- [6] “IBM Interlayer cooling technology for 3D packages,” <http://www.zurich.ibm.com/st/cooling/integrated.html>.
- [7] *Heat Transfer*. New York: McGraw-Hill, Inc., 1997.
- [8] “DARPA Thermal Ground Plane (TGP) program,” 2007, <http://www.darpa.mil/mto/programs/tgp/index.html>.
- [9] “Air Force Office of Scientific Research (AFOSR),” 2009, <http://www.wpafb.af.mil/shared/media/document/AFD-090319-037.pdf>.
- [10] “DARPA Active Cooling Modules (ACM) program,” 2009, <http://www.darpa.mil/solicitations.html>, DARPA-BAA-09-44.
- [11] A. Abu-Dayya and N. Beaulieu, “Comparison of methods of computing correlated lognormal sumdistributions and outages for digital wireless applications,” in *Proc. IEEE Vehicular Technology Conference*, vol. 1, June 1994, pp. 175–179.
- [12] A. H. Ajami, “Thermal integrity: a must for low-power-IC digital design,” in *Electrical Design*, www.elecdesign.com, Oct. 2005.
- [13] A. H. Ajami, K. Banerjee, and M. Pedram, “Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, no. 6, pp. 849–861, 2005.

- [14] M. Al Faruque, R. Krist, and J. Henkel, "ADAM: Run-time agent-based distributed application mapping for on-chip communication," in *Proc. Design Automation Conf. (DAC)*, 2008, pp. 760–765.
- [15] J. Alexander and V. Agrawal, "Algorithms for estimating number of glitches and dynamic power in CMOS circuits with delay variations," in *IEEE Symposium on VLSI (ISVLSI)*, May. 2009, pp. 127–132.
- [16] N. Allec, Z. Hassan, L. Shang, R. P. Dick, and R. Yang, "ThermalScope: Multi-scale thermal analysis for nanometer-scale integrated circuits," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*. Piscataway, NJ, USA: IEEE Press, 2008, pp. 603–610.
- [17] M. J. Anderson, A. Davoodi, J. Lee, A. Sinkar, and N. S. Kim, "Statistical static timing analysis considering leakage variability in power gated designs," in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, Aug. 2009, pp. 57–62.
- [18] D. Atienza, P. G. Della Valle, G. Paci, F. Poletti, L. Benini, G. De Micheli, J. M. Mendias, and R. Hermida, "HW-SW emulation framework for temperature-aware design in MPSoCs," *ACM Trans. on Design Automation of Electronics Systems*, vol. 12, no. 3, pp. 1–26, August 2007.
- [19] A. Augustin, B. Maj, and A. Kostka, "A structure oriented compact thermal model for multiple heat source ASICs," *Microelectronics Journal*, vol. 36, no. 8, pp. 700–704, August 2005.
- [20] J. L. Ayala, A. Sridhar, and D. Cuesta, "Thermal modeling and analysis of 3D multi-processor chips," *Integration, the VLSI Journal*, vol. 43, pp. 327–341, September 2010. [Online]. Available: <http://dx.doi.org/10.1016/j.vlsi.2010.06.002>
- [21] N. Bansal, A. Blum, and S. Chawla, "Correlation clustering," *Machine Learning Journal*, vol. 56, no. 1-3, pp. 89–113, 2004.
- [22] P. Benkart, A. Kaiser, A. Munding, M. Bschorr, H. J. Pfeleiderer, E. Kohn, A. Heittmann, H. Huebner, and U. Ramacher, "3d chip stack technology using through-chip interconnects," *Design Test of Computers, IEEE*, vol. 22, no. 6, pp. 512–518, 2005.
- [23] T. Bergman, A. Lavine, F. P. Incropera, and D. P. DeWitt, *Fundamentals of Heat and Mass Transfer*, 7th ed. New York: John Wiley & Sons, 2011.

- [24] S. Bhardwaj, S. Vrudhula, and A. Goel, "A unified approach for full chip statistical timing and leakage analysis of nanoscale circuits considering intradie process variations," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 10, pp. 1812–1825, Oct. 2008.
- [25] B. Black, M. Annavaram, *et al.*, "Die stacking (3d) microarchitecture," in *Proceedings of MICRO-39*, 2006.
- [26] D. Botto, S. Zucca, and M. M. Gola, "Reduced-order models for the calculation of thermal transients of heat conduction/convection FE models," *Journal of Thermal Stresses*, vol. 30, no. 8, pp. 819–839, 2007.
- [27] D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in *Proc. Int. Symp. on Computer Architecture (ISCA)*, 2000, pp. 83–94.
- [28] T. Brunschwiler, B. Michel, *et al.*, "Interlayer cooling potential in vertically integrated packages," *Microsyst. Technol.*, vol. 15, pp. 57–74, October 2008. [Online]. Available: <http://portal.acm.org/citation.cfm?id=1453038.1453058>
- [29] R. Burch, F. Najm, P. Yang, and T. Trick, "A Monte Carlo approach for power estimation," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 1, no. 1, pp. 63–71, Mar. 1993.
- [30] A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram, A. Macii, E. Macii, and M. Poncino, "Implementation of a thermal management unit for canceling temperature-dependent clock skew variations," *Integration, the VLSI Journal*, vol. 41, no. 1, pp. 2–8, 2008.
- [31] H. Chang and S. S. Sapatnekar, "Full-chip analysis of leakage power under process variations, including spatial correlations," in *Proc. Design Automation Conf. (DAC)*, 2005, pp. 523–528.
- [32] H. Chen, S. Neely, J. Xiong, V. Zolotov, and C. Visweswariah, "Statistical modeling and analysis of static leakage and dynamic switching power," Sep. 2008, pp. 178–187.
- [33] N. Y. Chen and J. S. Gibson, "Subspace system identification using a multichannel lattice filter," *Proc. American Control Conference*, pp. 855–860, June 2004.

- [34] R. Chen, L. Zhang, V. Zolotov, C. Visweswariah, and J. Xiong, "Static timing: back to our roots," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Jan. 2008, pp. 310–315.
- [35] X. Chen, R. P. Dick, and L. Shang, "Properties of and improvements to time-domain dynamic thermal analysis algorithms," in *Proc. European Design and Test Conf. (DATE)*, Mar. 2010, pp. 1165–1170.
- [36] Y. Chen, E. Kursun, D. Motschman, C. Johnson, and Y. Xie, "Analysis and mitigation of lateral thermal blockage effect of through-silicon-via in 3d ic designs," in *Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design*, ser. ISLPED '11. Piscataway, NJ, USA: IEEE Press, 2011, pp. 397–402. [Online]. Available: <http://dl.acm.org/citation.cfm?id=2016802.2016896>
- [37] Z. Chen, X. Luo, and S. Liu, "Thermal analysis of 3D packaging with a simplified thermal resistance network model and finite element simulation," in *Electronic Packaging Technology and High Density Packaging*, 2010, pp. 737–741.
- [38] Y.-K. Cheng, C.-H. Tsai, C.-C. Teng, and S.-M. Kang, *Electrothermal Analysis of VLSI Systems*. Kluwer Academic Publishers, 2000.
- [39] Y.-K. Cheng, C.-C. Teng, S.-M. Kang, and C.-H. Tsai, *Electrothermal analysis of VLSI systems*. New York, NY, USA: Cambridge University Press, 2000.
- [40] T.-Y. Chiang, K. Banerjee, and K. C. Saraswat, "Analytical thermal model for multilevel VLSI interconnects incorporating via effect," *IEEE Electron Device Letters*, vol. 23, no. 1, pp. 31–33, January 2002.
- [41] H. Chiueh, J. Draper, L. Luh, and J. Choma, Jr., "A novel model for on-chip heat dissipation," in *Proceedings of the 1998 IEEE Asia-Pacific Conference on Circuits and Systems*, 1998, pp. 779–782.
- [42] J. Choi, Y. Kim, and A. Sivasubramaniam, "Modeling and managing thermal profiles of rack-mounted servers with ThermoStat," in *Proc. IEEE Int. Symp. on High-Performance Computer Architecture (HPCA)*, 2007.
- [43] T.-L. Chou and K. Roy, "Power estimation under uncertain delays," *Integr. Comput.-Aided Eng.*, vol. 5, no. 2, pp. 107–116, 1998.

- [44] F. Christiaens, B. Vandeveld, E. Beyne, R. Mertens, and J. Berghmans, "A generic methodology for deriving compact dynamic thermal models, applied to the PSGA package," *IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part A*, vol. 21, no. 4, pp. 565–576, December 1998.
- [45] R. Cochran, A. Nowroz, and S. Reda, "Post-silicon power characterization using thermal infrared emissions," in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, 2010, pp. 331–336.
- [46] R. Cochran and S. Reda, "Spectral techniques for high-resolution thermal characterization with limited sensor data," in *Proc. Design Automation Conf. (DAC)*, 2009, pp. 478–483.
- [47] —, "Consistent runtime thermal prediction and control through workload phase detection," in *Proc. Design Automation Conf. (DAC)*, 2010, pp. 62–67.
- [48] L. Codecasa, D. D'Amore, and P. Maffezzoni, "An arnoldi based thermal network reduction method for electro-thermal analysis," *IEEE Tran. on Components and Packaging Technologies*, vol. 26, no. 1, pp. 186–192, March 2003.
- [49] —, "Compact thermal networks for modeling packages," *IEEE Tran. on Components and Packaging Technologies*, vol. 27, no. 1, pp. 96–103, March 2004.
- [50] —, "Boundary condition independent compact models of dynamic thermal networks with many heat sources," in *Thermal and Thermo-mechanical Phenomena in Electronic Systems*, 2006, pp. 685–689.
- [51] J. Cong, G. Luo, and Y. Shi, "Thermal-aware Cell and Through-Silicon-Va Co-Placement for 3D ICs," in *Proc. Design Automation Conf. (DAC)*, 2011, pp. 670–675.
- [52] A. K. Coskun, D. Atienza, *et al.*, "Energy-efficient variable-flow liquid cooling in 3D stacked architectures," in *Proc. European Design and Test Conf. (DATE)*. IEEE Press, 2010, pp. 111–116.
- [53] A. K. Coskun, J. L. Ayala, D. Atienza, T. S. Rosing, and Y. Leblebici, "Dynamic thermal management in 3D multicore architectures," in *Proc. European Design and Test Conf. (DATE)*, 2009, pp. 1410–1415. [Online]. Available: <http://portal.acm.org/citation.cfm?id=1874620.1874960>

- [54] A. K. Coskun, T. S. Rosing, and K. C. Gross, "Utilizing predictors for efficient thermal management in multiprocessor SoCs," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 28, pp. 1503–1516, October 2009. [Online]. Available: <http://dx.doi.org/10.1109/TCAD.2009.2026357>
- [55] N. Cristianini and J. Shawe-Taylor, "An Introduction to Support Vector Machines and Other Kernel-based Learning Methods," Cambridge University Press, 2000.
- [56] C. Ding, C. Tsui, and M. Pedram, "Gate-level power estimation using tagged probabilistic simulation," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 17, no. 11, pp. 1099 – 1107, Nov. 1998.
- [57] C.-S. Ding, C.-T. Hsieh, and M. Pedram, "Improving the efficiency of monte carlo power estimation [vlsi]," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 8, no. 5, pp. 584 –593, Oct. 2000.
- [58] C.-S. Ding, Q. Wu, C.-T. Hsieh, and M. Pedram, "Stratified random sampling for power estimation," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 17, no. 6, pp. 465 –471, Jun. 1998.
- [59] J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in *Proceedings of the 33rd annual international symposium on Computer Architecture*, ser. ISCA '06. Washington, DC, USA: IEEE Computer Society, 2006, pp. 78–88. [Online]. Available: <http://dx.doi.org/10.1109/ISCA.2006.39>
- [60] S. V. Dooren, B. Vandeveld, E. Beyne, F. Christiaens, and D. Corlantan, "Parametric compact models for flip chip assemblies," *IEEE Trans. on Components and Packaging Technologies*, vol. 23, no. 3, 2000.
- [61] T. Ebi, M. A. Al Faruque, and J. Henkel, "TAPE: thermal-aware agent-based power economy for multi/many-core architectures," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, ser. ICCAD '09. New York, NY, USA: ACM, 2009, pp. 302–309. [Online]. Available: <http://doi.acm.org/10.1145/1687399.1687457>
- [62] M. Elsner and W. Schudy, "Bounding and comparing methods for correlation clustering beyond ILP," in *Workshop on Integer Linear Programming for Natural Language Processing*, June 2009.

- [63] Z. Feng and P. Li, “Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2010, pp. 551–555.
- [64] I. A. Ferzli and F. N. Najm, “Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations,” in *Proc. Design Automation Conf. (DAC)*, 2003, pp. 865–859.
- [65] —, “Statistical verification of power grids considering process-induced leakage current variations,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2003, pp. 770–777.
- [66] Flotherm, “<http://www.flomerics.com/products/flotherm/>.”
- [67] G. F. Franklin, M. L. Workman, and D. Powell, *Digital Control of Dynamic Systems*. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 1997.
- [68] Y. Ge, P. Malani, and Q. Qiu, “Distributed task migration for thermal management in many-core systems,” in *Proc. Design Automation Conf. (DAC)*, 2010, pp. 579–584.
- [69] Y. C. Gerstenmaier and G. Wachutka, “Calculation of the temperature development in electronic systems by convolution integrals,” in *Proceedings of the IEEE 16th Annual Semiconductor Thermal Measurement and Management Symposium*, 2000, pp. 50–59.
- [70] —, “Rigorous model and network for transient thermal problems,” *Microelectronics Journal*, vol. 33, pp. 719–725, September 2002.
- [71] A. Ghosh, S. Devadas, K. Keutzer, and J. White, “Estimation of average switching activity in combinational and sequential circuits,” in *Proc. Design Automation Conf. (DAC)*, June 1992, pp. 253–259.
- [72] P. Glasserman, P. Heidelberger, and P. Shahabuddin, “Importance sampling and stratification for value-at-risk,” in *Proc. Intl. Conference on Computational Finance*, 1999, pp. 7–24.
- [73] F. Gong, H. Yu, L. Wang, and L. He, “A parallel and incremental extraction of variational capacitance with stochastic geometric moments,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, 2011, in press.

- [74] S. Gunther, F. Binns, D. Carmean, and J. Hall, “Managing the impact of increasing microprocessor power consumption,” *Intel Technology Journal*, vol. 5, February 2001.
- [75] S. Gupta and F. Najm, “Power macromodeling for high level power estimation,” in *Proc. Design Automation Conf. (DAC)*, June 1997, pp. 365–370.
- [76] S. P. Gurrum, Y. K. Joshi, W. P. King, K. Ramakrishna, and M. Gall, “A compact approach to on-chip interconnect heat conduction modeling using the finite element method,” *Journal of Electronic Packaging*, vol. 130, pp. 031 001.1–031 001.8, September 2008.
- [77] W. Habra, P. Tounsi, F. Madrid, P. Dupuy, C. Barbot, and J. M. Dorkel, “A new methodology for extraction of dynamic compact thermal models,” in *13th International Workshop on Thermal Investigation of ICs and Systems*, 2007.
- [78] B. P. Harish, N. Bhat, and M. B. Patil, “Process variability-aware statistical hybrid modeling of dynamic power dissipation in 65 nm cmos designs,” in *Proc. Int. Conf. on Computing: Theory and Applications (ICCTA)*, 2007, pp. 94–98.
- [79] Z. Hassan, N. Allec, L. Shang, R. P. Dick, V. Venkatraman, and R. Yang, “Multiscale thermal analysis for nanometer-scale integrated circuits,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 28, no. 6, pp. 860–873, 2009.
- [80] T. Hauck and T. Bohm, “Thermal RC-network approach to analyze multichip power packages,” in *Proceedings of the IEEE 16th Annual Semiconductor Thermal Measurement and Management Symposium*, 2000, pp. 227–234.
- [81] S. Haykin, *Adaptive filter theory*. Prentice Hall, 2001.
- [82] —, *Adaptive filter theory*, 4th ed. Prentice Hall, 2003.
- [83] J. L. Henning, “SPEC CPU 2000: Measuring CPU performance in the new millennium,” *IEEE computer*, vol. 1, no. 7, pp. 28–35, July 2000.
- [84] S. Herbert and D. Marculescu, “Analysis of dynaic voltage/frequency scaling in chip-multiprocessors,” in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, 2007, pp. 38–43.

- [85] M. Hertl, D. Weidmann, and A. Ngai, “An advanced Reliability Improvement and Failure Analysis Approach to Thermal Stress Issues in IC Packages,” in *35th International Symposium for Testing and Failure Analysis, ISTFA*, 2009, pp. 28–32.
- [86] F. Hu and V. D. Agrawal, “Enhanced dual-transition probabilistic power estimation with selective supergate analysis,” in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, 2005, pp. 366–372.
- [87] W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. R. Stan, “HotSpot: A compact thermal modeling methodology for early-stage VLSI design,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 14, no. 5, pp. 501–513, May 2006.
- [88] W. Huang, E. Humenay, K. Skadron, and M. R. Stan, “The need for a full-chip and package thermal model for thermally optimized IC designs,” in *Proceedings of the 2005 international symposium on Low power electronics and design*. New York, NY, USA: ACM, 2005, pp. 245–250.
- [89] F. P. Incropera and D. P. DeWitt, *Fundamentals of Heat and Mass Transfer*, 5th ed. New York: John Wiley & Sons, 2002.
- [90] C. Isci and M. Martonosi, “Runtime power monitoring in high-end processors: Methodology and empirical data,” in *Proceedings of MICRO*, 2003.
- [91] A. Jain, R. E. Jones, R. Chatterjee, and S. Pozder, “Thermal modeling and design of 3D integrated circuits,” in *11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems*, May 2008, pp. 1139–1145.
- [92] M. S. Jianyong Xie, “3D Transient Thermal Solver using Non-conformal Domain Decomposition Approach,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Aug. 2012, pp. 333–340.
- [93] H. Jung and M. Pedram, “A stochastic local hot spot alerting technique,” in *Proc. Asia South Pacific Design Automation Conf. (ASP-DAC)*, 2008.
- [94] M. Jung, J. Mitra, D. Pan, and S. K. Lim, “TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC,” in *Proc. Design Automation Conf. (DAC)*, 2011, pp. 188–193.

- [95] M. H. Kalos and P. A. Whitelock, *Monte Carlo methods*. Wiley, 1986, vol. 1.
- [96] K. Kang, S. P. Park, K. Roy, and M. A. Alam, “Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performace,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2007, pp. 730–734.
- [97] T. Katayama, *Subspace Methods for System Identification*. Springer, 2005.
- [98] M. J. Kearns and U. V. Vazirani, *An introduction to computational learning theory*. Cambridge, MA, USA: MIT Press, 1994.
- [99] —, *An introduction to computational learning theory*. Cambridge, MA, USA: MIT Press, 1994.
- [100] A. Khaled and K. Vafai, “Flow and heat transfer inside thin films supported by soft seals in the presence of internal and external pressure pulsations,” *International Journal of Heat and Mass Transfer*, vol. 45, pp. 5107–5115, 2002.
- [101] —, “Control of exit flow and thermal conditions using two-layered thin films supported by flexible complex seals,” *International Journal of Heat and Mass Transfer*, vol. 47, pp. 1599–1611, 2004.
- [102] D. Khalil, D. Sinha, H. Zhou, and Y. Ismail, “A timing-dependent power estimation framework considering coupling,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 17, no. 6, pp. 843–847, June 2009.
- [103] B. Kim, C. Sharbono, T. Ritzdorf, and D. Schmauch, “Factors affecting copper filling process within high aspect ratio deep vias for 3d chip stacking,” in *Electronic Components and Technology Conference, 2006. Proceedings. 56th*, 2006, pp. 6 pp.–.
- [104] H. S. Kim and D. M. Walker, “Statistical static timing analysis considering the impact of power supply noise in VLSI circuits,” in *International Workshop on Microprocessor Test and Verification*, Jan. 2006, pp. 587–592.
- [105] H. Kufluoglu and M. A. Alam, “A computational model of NBTI and hot carrier injection time-exponents for MOSFET reliability,” *Journal of Computational Electronics*, vol. 3, no. 3-4, pp. 165–169, Oct. 2004.

- [106] P. Lall, M. Pecht, and E. B. Hakim, *Influence of Temperature on Microelectronics and System Reliability*. CRC Press, 1997.
- [107] C. Lasance, H. Vinke, H. Rosten, and K.-L. Weiner, “A novel approach for the thermal characterization of electronic parts,” in *Proceedings of the IEEE 11th Annual Semiconductor Thermal Measurement and Management Symposium*, 1995, pp. 1–9.
- [108] C. J. M. Lasance, “Thermally driven reliability issues in microelectronic systems: status-quo and challenges,” *Microelectronics Reliability*, vol. 43, no. 12, pp. 1969–1974, Dec. 2003.
- [109] K. Lee, K. Skadron, and W. Huang, “Analytical model for sensor placement on microprocessors,” in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, 2005, pp. 24–27.
- [110] P. E. Lewis and J. P. Ward, *The finite element method: principles and applications*. Addison-Wesley Publishing, 1991.
- [111] R. W. Lewis, P. Nithiarasu, and K. N. Seetharamu, *Fundamentals of the Finite Element Method for Heat and Fluid Flow*. John Wiley & Son, 2004.
- [112] T. Li and Z. Yu, “Statistical analysis of full-chip leakage power considering junction tunneling leakage,” in *Proc. Design Automation Conf. (DAC)*. New York, NY, USA: ACM, 2007, pp. 99–102.
- [113] T. Li, W. Zhang, and Z. Yu, “Full-chip leakage analysis in nano-scale technologies: Mechanisms, variation sources, and verification,” in *Proc. Design Automation Conf. (DAC)*, June 2008, pp. 594–599.
- [114] X. Li, J. Le, P. Gopalakrishnan, and L. Pileggi, “Asymptotic probability extraction for non-normal distributions of circuit performance,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2004, pp. 2–9.
- [115] X. Li, J. Le, L. Pileggi, and A. Strojwas, “Projection-based performance modeling for inter/intra-die variations,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2005, pp. 721–727.
- [116] X. Li, J. Le, and L. T. Pileggi, “Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions,” in *Proc. Design Automation Conf. (DAC)*, July 2006, pp. 103–108.

- [117] G. Liao, X. Zhu, and L. N. Bhuyan, "A new server I/O architecture for high speed networks," in *Proc. IEEE Int. Symp. on High-Performance Computer Architecture (HPCA)*, 2011.
- [118] G. Liao, X. Zhu, S. Larsen, L. N. Bhuyan, and R. Huggahalli, "Understanding power efficiency of TCP/IP packet processing over 10GbE," in *18th Symposium on High-Performance Interconnects*, 2010, pp. 32–39.
- [119] G. M. Link and N. Vijaykrishnan, "Thermal trends in emerging technologies," in *Proc. Int. Symposium. on Quality Electronic Design (ISQED)*, ser. ISQED '06. Washington, DC, USA: IEEE Computer Society, 2006, pp. 625–632. [Online]. Available: <http://dx.doi.org/10.1109/ISQED.2006.136>
- [120] B. Liu, "Spatial correlation extraction via random field simulation and production chip performance regression," in *Proc. European Design and Test Conf. (DATE)*, Mar. 2008, pp. 527–532.
- [121] G. Liu, M. Fan, and G. Quan, "Neighbor-Aware Dynamic Thermal Management for Multi-core Platform," in *Proc. European Design and Test Conf. (DATE)*, 2012, pp. 187–192.
- [122] Z. Liu, S. X.-D. Tan, H. Wang, R. Quintanilla, and A. Gupta, "Compact thermal modeling for package design with practical power maps," in *Proc. 1st International IEEE Workshop on Thermal Modeling and Management: Chips to Data Centers (TEMM)*, 2011, pp. 1–5.
- [123] L. Ljung, *System identification – theory for the user*, 2nd ed. New York: Prentice-Hall, 1999.
- [124] G. H. Loh, Y. Xie, and B. Black, "Processor design in 3d die-stacking technologies," *Micro, IEEE*, vol. 27, no. 3, pp. 31–48, 2007.
- [125] J. Long, S. Ogrenci Memik, G. Memik, and R. Mukherjee, "Thermal monitoring mechanisms for chip multiprocessors," *ACM Transactions on Architecture and Code Optimization*, vol. 5, no. 2, pp. 9:1–9:33, August 2008.
- [126] K. Lu, X. Zhang, S.-K. Ryu, J. Im, R. Huang, and P. Ho, "Thermo-mechanical reliability of 3-D ICs containing through silicon vias," in *Electronic Components and Technology Conference, 2009. ECTC 2009. 59th*, 2009, pp. 630–634.

- [127] Y. Lu, L. Shang, H. Zhou, H. Zhu, F. Yang, and X. Zeng, “Statistical reliability analysis under process variation and aging effects,” in *Proc. Design Automation Conf. (DAC)*, 2009, pp. 514–519.
- [128] H. Mizunuma, Y.-C. Lu, and C.-L. Yang, “Thermal Modeling and Analysis for 3-D ICs With Integrated Microchannel Cooling,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 30, no. 9, pp. 1293–1306, 2011.
- [129] F. Mohammadi and M. Marami, “Dynamic compact thermal model of a package,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2008, pp. 2869–2872.
- [130] M. Motoyoshi, “Through-silicon via (tsv),” *Proceedings of the IEEE*, vol. 97, no. 1, pp. 43–48, 2009.
- [131] R. Mukherjee and O. S. Memik, “Physical aware frequency selection for dynamic thermal management in multi-core systems,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, 2006, pp. 547–552.
- [132] S. Mukhopadhyay and K. Roy, “Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation,” in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, 2003, pp. 172–175.
- [133] F. Mulas, D. Atienza, A. Acquaviva, S. Carta, L. Benini, and G. De Micheli, “Thermal balancing policy for multiprocessor stream computing platforms,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 28, no. 12, pp. 1870–1882, December 2009.
- [134] A. Mutapcic, S. Boyd, S. Murali, D. Atienza, G. De Micheli, and R. Gupta, “Processor speed control with thermal constraints,” *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 56, no. 9, pp. 1994–2007, September 2009.
- [135] F. Najm, “Transition density, a stochastic measure of activity in digital circuits,” in *Proc. Design Automation Conf. (DAC)*, 1991, pp. 644 – 649.
- [136] —, “Transition density: a new measure of activity in digital circuits,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 12, no. 2, pp. 310 –323, Feb. 1993.

- [137] F. Najm, R. Burch, P. Yang, and I. Hajj, “Probabilistic simulation for reliability analysis of CMOS VLSI circuits,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 9, no. 4, pp. 439–450, Apr. 1990.
- [138] F. Najm, I. Hajj, and P. Yang, “An extension of probabilistic simulation for reliability analysis of CMOS VLSI circuits,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 10, no. 11, pp. 1372–1381, Nov. 1991.
- [139] S. Narendra, V. De, S. Borkar, D. A. Antoniadis, and A. P. Chandrakasan, “Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18- μm CMOS,” *IEEE J. Solid-State Circuits*, vol. 39, no. 2, 2004.
- [140] A. Nowroz, R. Cochran, and S. Reda, “Thermal monitoring of real processors: Techniques for sensor allocation and full characterization,” in *Proc. Design Automation Conf. (DAC)*, 2010.
- [141] A. Nowroz, G. Woods, and S. Reda, “Improved post-silicon power modeling using AC lock-in techniques,” in *Proc. Design Automation Conf. (DAC)*, 2011.
- [142] S. Ogrenci Memik, R. Mukherjee, M. Ni, and J. Long, “Optimizing thermal sensor allocation for microprocessors,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 3, pp. 516–527, March 2008.
- [143] D. Oh, N. S. Kim, C. P. Chen, A. Davoodi, and Y. H. Hu, “Run-time temperature-based power estimation for optimizing throughput of thermal-constrained multi-core processors,” in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2010.
- [144] D. O. Ouma, D. S. Boning, J. E. Chung, W. G. Easter, V. Saxena, S. Misra, and A. Crevasse, “Characterization and modeling of oxide chemical-mechanical polishing using planarization length and pattern density concepts,” vol. 15, no. 2, pp. 232–244, May 2002.
- [145] P. V. Overschee and B. D. Moor, “N4SID: Subspace algorithms for the identification of combined deterministic-stochastic systems,” *Automatica*, vol. 30, no. 1, pp. 75–93, 1994.

- [146] ———, *Subspace Identification for Linear Systems, Theory - Implementation - Applications*. Kluwer Academic Publishers, 2006.
- [147] M. N. Ozisik, *Boundary Value Problems of Heat Conduction*. Dover Publications Inc., 1968.
- [148] ———, *Finite Difference Methods in Heat Transfer*. Taylor & Francis, Inc., 1994.
- [149] H. Pape, D. Schweitzer, J. H. Janssen, A. Morelli, and C. M. Villa, “Thermal transient modeling and experimental validation in the european project PROFIT,” *IEEE Tran. on Components and Pacakaging Technologies*, vol. 27, no. 3, pp. 530–538, September 2004.
- [150] A. Papoulis and S. Pillai, *Probability, Random Variables and Stochastic Processes*. McGraw-Hill, 2001.
- [151] K. Parker and E. McCluskey, “Probabilistic treatment of general combinational networks,” *Computers, IEEE Transactions on*, vol. C-24, no. 6, pp. 668 – 670, June 1975.
- [152] M. Pedram and S. Nazarian, “Thermal modeling, analysis, and management in VLSI circuits: Principles and methods,” *Proc. of the IEEE*, vol. 94, no. 8, pp. 1487–1501, Aug. 2006.
- [153] P. D. Pedrod, “Bayesian averaging of classifiers and the overfitting problem,” in *Proc. 17th International Conf. on Machine Learning*. Morgan Kaufmann, 2000, pp. 223–230.
- [154] S. Pilli and S. Sapatnekar, “Power estimation considering statistical ic parametric variations,” in *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS)*, vol. 3, June 1997, pp. 1524 –1527 vol.3.
- [155] M. D. Powell, M. A. Gomaa, and T. N. Vijaykumar, “Heat-and-Run: Leveraging SMT and CMP to manage power density through the operating system,” in *Proc. of International Conference on Architectural Support for Programming Languages and Operating Systems (ASP-LOS)*, 2004, pp. 260–270.
- [156] M. Powell, M. Gomaa, and T. N. Vijaykumar, “Heat-and-run: leveraging smt and cmp to manage power density through the operating systems,” in *ACM SIGPLAN NOTICES*, vol. 39, 2004, pp. 260–270.

- [157] M. D. Powell, A. Biswas, J. S. Emer, S. S. Mukherjee, B. R. Sheikh, and S. Yardi, "CAMP: A technique to estimate per-structure power at run-time using a few simple parameters," in *Proc. IEEE Int. Symp. on High-Performance Computer Architecture (HPCA)*, 2009, pp. 289–300.
- [158] K. Puttaswamy and G. H. Loh, "Thermal herding: Microarchitecture techniques for controlling hotspots," in *Proc. IEEE Int. Symp. on High-Performance Computer Architecture (HPCA)*, 2007.
- [159] H. Qian, H. Liang, C. H. Chang, W. Zhang, and H. Yu, "Thermal Simulator of 3D-IC with Modeling of Anisotropic TSV Conductance and Microchannel Entrance Effects," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2013.
- [160] R. Rao, A. Srivastava, D. Blaauw, and D. Sylvester, "Statistical estimation of leakage current considering inter- and intra-die process variation," in *ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and design*. New York, NY, USA: ACM, 2003, pp. 84–89.
- [161] R. R. Rao, A. Devgan, D. Blaauw, and D. Sylvester, "Parametric yield estimation considering leakage variability," in *Proc. Design Automation Conf. (DAC)*. New York, NY, USA: ACM, 2004, pp. 442–447.
- [162] S. Reda, R. Cochran, and A. Nowroz, "Improved thermal tracking for processors using hard and soft sensor allocation techniques," *IEEE Trans. on Computers*, vol. 60, no. 6, pp. 841–851, June 2011.
- [163] M. Rencz, G. Farkas, V. Székely, A. Poppe, and B. Courtois, "Boundary condition independent dynamic compact models of packages and heat sinks from thermal transient measurements," in *Proceedings of the 5th Electronics Packaging Technology Conference*, 2003, pp. 479–484.
- [164] M. Rencz and V. Szekely, "Studies on the nonlinearity effects in dynamic compact model generation of packages," *IEEE Transactions on Components, and Packaging Technologies*, vol. 27, no. 1, pp. 124–130, March 2004.
- [165] J. Roy, S. Adya, D. Papa, and I. Markov, "Min-cut floorplacement," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, no. 7, pp. 1313–1326, July 2006.

- [166] M. M. Sabry, A. K. Coskun, and D. Atienza, “Fuzzy control for enforcing energy efficiency in high-performance 3D systems,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*. Piscataway, NJ, USA: IEEE Press, 2010, pp. 642–648.
- [167] G. Seber, *Multivariate Observations*. John Wiley and Sons, 2004.
- [168] R. Shah and A. London, *Laminar Flow Forced Convection in Ducts*. New York, USA: Academic Press, 1978.
- [169] S. Shah, P. Gupta, and A. Kahng, “Standard cell library optimization for leakage reduction,” in *Proc. Design Automation Conf. (DAC)*, July 2006, pp. 983–986.
- [170] S. Sharifi and T. S. Rosing, “Accurate direct and indirect on-chip temperature sensing for efficient dynamic thermal management,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 29, no. 10, pp. 1586–1599, Oct. 2010.
- [171] R. Shen, S. X.-D. Tan, and J. Xiong, “A linear statistical analysis for full-chip leakage power with spatial correlation,” in *Proc. IEEE/ACM International Great Lakes Symposium on VLSI (GLSVLSI)*. New York, NY, USA: ACM, 2010, pp. 227–232.
- [172] S. Shidore, “Compact thermal modeling in electronics design,” *Electronics Cooling*, vol. 13, no. 2, pp. 22–25, 2007.
- [173] E. N. Sieder and G. E. Tate, “Heat Transfer and Pressure Drop of Liquids in Tubes,” *Industrial & Engineering Chemistry*, vol. 28, no. 12, pp. 1429–1435, Dec. 1936.
- [174] K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, “Temperature-aware microarchitecture,” in *Proc. Int. Symp. on Computer Architecture (ISCA)*, 2003, pp. 2–13.
- [175] A. M. Sridhar, A. Vincenzi, *et al.*, “3D-ICE: Fast compact transient thermal modeling for 3D-ICs with inter-tier liquid cooling,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*. IEEE Press, 2010, pp. 463–470.
- [176] —, “Compact transient thermal model for 3D ICs with liquid cooling via enhanced heat transfer cavity geometries,” in *16th International Workshop on Thermal Investigation of ICs and Systems*, October 2010.

- [177] A. Srivastava, R. Bai, D. Blaauw, and D. Sylvester, “Modeling and analysis of leakage power considering within-die process variations,” in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, Aug. 2002, pp. 64–67.
- [178] A. Srivastava, K. Chopra, S. Shah, D. Sylvester, and D. Blaauw, “A novel approach to perform gate-level yield analysis and optimization considering correlated variations in power and performance,” *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 27, no. 2, pp. 272–285, Jul. 2008.
- [179] H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif, “Full chip leakage estimation considering power supply and temperature variations,” in *ISLPED ’03: Proceedings of the 2003 international symposium on Low power electronics and design*. New York, NY, USA: ACM, 2003, pp. 78–83.
- [180] V. Székely, “On the representation of infinite-length distributed RC one-ports,” *IEEE Trans. on Circuits and Systems*, vol. 38, no. 7, pp. 711–719, July 1991.
- [181] —, “Identification of RC networks by deconvolution: chances and limits,” *IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications*, vol. 45, no. 3, pp. 244–258, March 1998.
- [182] C.-Y. Tsui, M. Pedram, and A. Despain, “Efficient estimation of dynamic power consumption under a real delay model,” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 1993, pp. 224–228.
- [183] A. Vincenzi, A. Sridhar, and M. Ruggiero, “Fast thermal simulation of 2D/3D integrated circuits exploiting neural networks and GPUs,” in *Proc. Int. Symp. on Low Power Electronics and Design (ISLPED)*, 2011.
- [184] C.-Y. Wang and K. Roy, “Maximum power estimation for cmos circuits using deterministic and statistical approaches,” *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 6, no. 1, pp. 134–140, Mar. 1998.
- [185] J. M. Wang, B. Srinivas, D. Ma, C. C.-P. Chen, and J. Li, “System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS),” in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2005, pp. 727–734.

- [186] Y. Wang, K. Ma, and X. Wang, "Temperature-constrained power control for chip multiprocessors with online model estimation," in *Proc. Int. Symp. on Computer Architecture (ISCA)*, 2009, pp. 314–324.
- [187] A. Whelan, Y. Joshi, and W. King, "Improved compact thermal model for studying 3-D interconnect structures with low-k dielectrics," *Microwave Journal*, vol. 39, pp. 1016–1022, July 2008.
- [188] www.comsol.com, "COMSOL Mutiphysics: User Guide," *Version 4.1*.
- [189] J. Xie, B. Xie, and M. Swaminathan, "Electrical-thermal modeling of through-silicon via (tsv) array in interposer," *International Journal of Numerical Modeling: Electronic Networks, Devices and Fields*, 2012.
- [190] H. Xu, F. V. Pavlidis, and D. G. Micheli, "Analytical Heat Transfer Model for Thermal Through-Silicon Vias," in *Proc. European Design and Test Conf. (DATE)*, 2011, pp. 1–6.
- [191] Y. Yang, Z. P. Gu, C. Zhu, R. P. Dick, and L. Shang, "ISAC: Integrated space and time adaptive chip-package thermal analysis," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 16, no. 1, pp. 86–99, 2007.
- [192] Z. Ye and Z. Yu, "An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2009, pp. 295–301.
- [193] I. Yeo, C. C. Liu, and E. J. Kim, "Predictive dynamic thermal management for multicore systems," in *Proc. Design Automation Conf. (DAC)*, ser. DAC '08. New York, NY, USA: ACM, 2008, pp. 734–739. [Online]. Available: <http://doi.acm.org/10.1145/1391469.1391658>
- [194] W. Yu, C. Hu, and W. Zhang, "Variational capacitance extraction of on-chip interconnects based on continuous surface model," in *Proc. Design Automation Conf. (DAC)*, July 2009, pp. 758–763.
- [195] F. Zanini, D. Atienza, L. Benini, and G. De Micheli, "Multicore thermal management with model predictive control," in *Proc. 19th European Conference on Circuit Theory and Design*. Piscataway, NJ, USA: IEEE Press, 2009, pp. 90–95.

- [196] Y. Zhang, B. Shi, and A. Srivastava, “A statistical framework for designing on-chip thermal sensing infrastructure in nano-scale systems,” in *Proc. Int. Symp. on Physical Design (ISPD)*, 2010, pp. 169–176.
- [197] Y. Zhang and A. Srivastava, “Adaptive and autonomous thermal tracking for high performance computing systems,” in *Proc. Design Automation Conf. (DAC)*, 2010, pp. 68–73.
- [198] Y. Zhang, A. Srivastava, and M. Zahran, “Chip level thermal profile estimation using on-chip temperature sensors,” in *Proc. IEEE Int. Conf. on Computer Design (ICCD)*, 2008, pp. 432–437.