Computer Organization 2019

HOMEWORK 4 RISC-V CPU

Due date:

Overview

The goal of this homework is to help you understand how a single-cycle RISC-V work and how to use Verilog hardware description language (Verilog HDL) to model electronic systems. In this homework, you need to implement ALU and decoder module and make your codes be able to execute *all RISC-V* instructions. You need to follow the instruction table in this homework and satisfy all the homework requirements. In addition, you need to verify your CPU by using Modelsim.

General rules for deliverables

- You need to complete this homework INDIVIDUALLY. You can discuss the homework with other students, but you need to do the homework by yourself. You should not copy anything from someone else, and you should not distribute your homework to someone else. If you violate any of these rules, you will get NEGATIVE scores, or even fail this course directly
- When submitting your homework, compress all files into a single **zip** file, and upload the compressed file to Moodle.
 - Please follow the file hierarchy shown in Figure 1.

```
F740XXXXX ( your id ) (folder)

src ( folder ) * Store your source code

report.docx ( project report. The report template is already
included. Follow the template to complete the report. )
```




Figure 1. File hierarchy for homework submission

- Important! DO NOT submit your homework in the last minute. Late submission is not accepted.
- You should finish all the requirements (shown below) in this homework and Project report.
- If your code can not be recompiled by TA successfully using modelsim, you will receive NO credit.
- Verilog and SystemVerilog generators aren't allowed in this course.

Instruction format:

• R-type

31 25	24 20	19 15	14 12	11 7	6 0		
funct7	rs2	rs1	funct3	rd	opcode	Mnemonic	Description
0000000	rs2	rs1	000	rd	0110011	ADD	rd = rs1 + rs2
0100000	rs2	rs1	000	rd	0110011	SUB	rd = rs1 - rs2
0000000	rs2	rs1	001	rd	0110011	SLL	$rd = rs1_u << rs2[4:0]$
0000000	rs2	rs1	010	rd	0110011	SLT	$rd = rs1_s < rs2_s ? 1 : 0$
0000000	rs2	rs1	011	rd	0110011	SLTU	$rd = rs1_u < rs2_u ? 1 : 0$
0000000	rs2	rs1	100	rd	0110011	XOR	$rd = rs1 ^ rs2$
0000000	rs2	rs1	101	rd	0110011	SRL	$rd = rs1_u >> rs2[4:0]$
0100000	rs2	rs1	101	rd	0110011	SRA	$rd = rs1_s >> rs2[4:0]$
0000000	rs2	rs1	110	rd	0110011	OR	$rd = rs1 \mid rs2$
0000000	rs2	rs1	111	rd	0110011	AND	rd = rs1 & rs2

• I-type

- 37 F 3					_		
31	20	19 15	14 12	11 7	6 0		
imm[11	:0]	rs1	funct3	rd	opcode	Mnemonic	Description
imm[11	:0]	rs1	010	rd	0000011	LW	rd = M[rs1 + imm]
imm[11	:0]	rs1	000	rd	0010011	ADDI	rd = rs1 + imm
imm[11	:0]	rs1	010	rd	0010011	SLTI	$rd = rs1_s < imm_s? 1:0$
imm[11	:0]	rs1	011	rd	0010011	SLTIU	$rd = rs1_u < imm_u? 1:0$
imm[11	:0]	rs1	100	rd	0010011	XORI	rd = rs1 ^ imm
imm[11	:0]	rs1	110	rd	0010011	ORI	rd = rs1 imm
imm[11	:0]	rs1	111	rd	0010011	ANDI	rd = rs1 & imm
0000000	shamt	rs1	001	rd	0010011	SLLI	$rd = rs1_u \ll shamt$
0000000	shamt	rs1	101	rd	0010011	SRLI	$rd = rs1_u \gg shamt$
0100000	shamt	rs1	101	rd	0010011	SRAI	$rd = rs1_s >> shamt$
							rd = PC + 4
imm[11	:0]	rs1	000	rd	1100111	JALR	PC = imm + rs1
							(Set LSB of PC to 0)

• S-type

31 25	24 20	19 15	14 12	11 7	6 0		
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	Mnemonic	Description
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW	M[rs1 + imm] = rs2

B-type

31 25	24 20	19 15	14 12	11 7	6 0		
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	Mnemonic	Description
imm[12 10.5]	rs2	rs1	000	imm[4:1 111	1100011	BEQ	PC = (rs1 == rs2)?
imm[12 10:5]	182	181	000	imm[4:1 11]	1100011	BEQ	PC + imm : PC + 4
imm[12 10.5]	rs2	rs1	001	imm[4.1 11]	1100011	BNE	PC = (rs1 != rs2) ?
imm[12 10:5]	182	181	001	imm[4:1 11]	1100011	DIVE	PC + imm : PC + 4
imm[12]10.5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT	$PC = (rs1_s < rs2_s)?$
imm[12 10:5]	ISZ	ISI	100	1111111[4.1 11]	1100011	DLI	PC + imm : PC + 4
imm[12]10.5]	ma 2	ma 1	101	:[4.1]111	1100011	BGE	$PC = (rs1_s \ge rs2_s)?$
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE	PC + imm : PC + 4
imm[12]10.5]	ma 2	ma 1	110	:[4.1]111	1100011	BLTU	$PC = (rs1_u < rs2_u) ?$
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLIU	PC + imm : PC + 4
imm[12]10.5]	ma 2	2 1 111		1100011	1100011 BCETT	$PC = (rs1_u \ge rs2_u)$?	
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU	PC + imm : PC + 4

• U-type

31 12	11 7	6 0		
imm[31:12]	rd	opcode	Mnemonic	Description
imm[31:12]	rd	0010111	AUIPC	rd = PC + imm
imm[31:12]	rd	0110111	LUI	rd = imm

J-type

31	12	11 7	6 0		
imm[20 10:1 11 19:12]		rd	opcode	Mnemonic	Description
imm[20 10:1 11 19:12]		rd	1101111	JAL	rd = PC + 4
mm[20 10.1 11 19.12]		rd	1101111	JAL	PC = PC + imm

Homework Description

Module

a. top tb module

b. "top_tb" is not a part of CPU, it is a file that controls all the program and verify the correctness of our CPU. The main features are as follows: send periodical signal CLK to CPU, set the initial value of IM, print the value of DM, end the program.

XYou do not need to modify this module.

✓

c. top module

"top" is the outmost module. It is responsible for connecting wires between CPU, IM and DM.


Here are the wires:

- *instr_read* represents the signal whether the instruction should be read in IM.
- *instr_addr* represents the instruction address in IM.
- instr out represents the instruction send from IM.
- data_read represents the signal whether the data should be read in DM.
- *data_write* represents the signal whether the data should be wrote in DM.
- data addr represents the data address in DM.
- data in represents the data which will be wrote into DM.
- data out represents the data send from DM.

XYou do not need to modify this module.

d. SRAM module

"SRAM" is the abbreviation of "Instruction Memory" (or "Data Memory"). This module saves all the instructions (or data) and send instruction (or data) to CPU according to request.




*You do not need to modify this module

e. CPU module

"CPU" is responsible for connecting wires between modules, please design a single-cycle RISC-V CPU by yourself. You can write other modules in other files if you need, but remember to include those files in CPU.v.

• Reference Block Diagram



• Register File

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	
x4	tp	Thread pointer	
x5	t0	Temporary / alternate link register	Caller
x6 – 7	t1 - 2	Temporaries	Caller
x8	s0/fp	Saved register / frame pointer	Callee
x9	s1	Saved register	Callee
x10 - 11	a0 - 1	Function arguments / return values	Caller
x12 - 17	a2 - 7	Function arguments	Caller
x18 - 27	s2 - 11	Saved registers	Callee
x28 - 31	t3 - 6	Temporaties	Caller

• Test Instruction

a. Memory layout




Figure 2. Memory layout

- .text: Store instruction code.
- .init & .fini: Store instruction code for entering & leaving the process.
- .rodata: Store constant global variable.
- .bss & .sbss: Store uninitiated global variable or global variable initiated as zero.
- .data & .sdata: Store global variable initiated as non-zero
- .stack: Store local variables

b. setup.S

This program start at "PC = 0", execute function as followings:

- 1. Reset register file
- 2. Initial stack pointer and sections
- 3. Call main function
- 4. Wait main function return, then terminate program

c. main.S

This program start after setup.S, it will verify all RISC-V instructions (31 instructions).

d. main0.hex & main1.hex & main2.hex & main3.hex

Using the cross compiler of RISC-V to compile test program, and write result in verilog format. So you do not need to compile above program again.

Simulation Result

Regi	ster	Value (hex)
DM[0]	fffffff0
DM[1]	fffffff8
DM[2]	00000008
DM[3]	00000001
DM[4]	00000001
DM[5]	78787878
DM[6]	000091a2
DM[7]	00000003
DM[8]	fefcfefd
DM[9]	10305070

DM[10]	ccccccc
DM[11]	00000d9d
DM[12]	00000004
DM[13]	00000003
DM[14]	000001a6
DM[15]	00000ec6
DM[16]	2468b7a8
DM[17]	5dbf9f00
DM[18]	00012b38
DM[19]	fa2817b7
DM[20]	ff000000
DM[21]	000f0000
DM[22]	0000f000
DM[23]	00000f00
DM[24]	000000f0
DM[25]	0000000f
DM[26]	000f0000
DM[27]	000f0000
DM[28]	000f0000
DM[29]	000f0000
DM[30]	000f0000
DM[31]	0000000f
DM[32]	000000f0
DM[33]	00000f00
DM[34]	000f0003
DM[35]	000f0002
DM[36]	000f0001
DM[37]	fffff000
DM[38]	fffff000
DM[39]	fffff000
DM[40]	fffff000
DM[41]	fffff000
DM[42]	fffff000
DM[43]	1357a040
DM[44]	13578000
DM[45]	fffff004

Homework Requirements

- 1. Complete the Single cycle CPU that can execute all instructions from the *RISC-V ISA* section.
- 2. Verify your CPU with the benchmark and take a snapshot (e.g. Figure 3)

Figure 3. Snapshot of correct simulation

- a. Using waveform to verify the execute results.
- b. Please annotate the waveform
- 3. Finish the Project Report.
 - a. Complete the project report. The report template is provided.

Important

When you upload your file, please make sure you have satisfied all the homework requirements, including the **File** hierarchy, Requirement file and Report format.

If you have any questions, please contact us.