Encounter Tutorial

May 2017



M^cCormick

Northwestern Engineering

Encounter Tutorial


Download the lab folder from Canvas, which includes all the necessary files for this lab. Then copy these files to the Wilkinson lab server.

Before going to next steps, please note that those lines that start with '#' are explanation and you need to follow them in GUI. Otherwise, they are commands and you need to write them in your command prompt and press enter.


- 1) # Type command: "source /vol/ece303/encounter_tutorial/cadence.env".
- 2) # Create "alu" folder under your working directory, for example "Lab1", and then create "synthesis" and "backend" folders under "alu" folder using "mkdir folder_name". Important: The download files should be located at top folder, e.g. Lab1. Otherwise the path link in alu_conv.conf file should be modified. The folder structure looks likes:

Lab1 folder contains: alu_conv.v , alu_conv.conf , alu_conv.sdc , alu (folder). Inside alu folder, you have two folders: synthesis and backend.

3) # Go to **synthesis** folder and then type "encounter" and press enter to run the cadence tool. In this case you will see a new open window like this:




4) # use GUI to load RTLConfig file (File -> Import RTL -> Load -> '.././alu_conv.conf'), and click Cancel instead of OK!!




- 5) # Run RTL Synthesis (File -> RTL Synthesis)
 - a. Click Stop After Synthesis
 - b. Click OK

Now you will have your gate level *.v and *.sdc files ready in ./r2g_output/...



- 6) # Add "VDD" and "VSS" into the file in ./r2g_output/alu_conv.v as below and save the file:
 - a. Go to the directory ./r2g_output/
 - b. Open r2g.v and add "VDD" and "VSS":



- 7) # Close encounter and go to "backend" folder and reopen encounter (important, otherwise you have to modify the paths in "alu_conv.view" file by yourself)
- 8) # Import Design (File -> Design Import)
 - a. Verilog: use the gate level r2g.v (../synthesis/r2g_output/r2g.v) with Top Cell by clicking Auto Assign
 - b. **LEF Files**: "/vol/ece303/encounter_tutorial/NangateOpenCellLibrary.lef"
 - c. MMMC View Definition File: "../../alu_conv.view" (comes from the download folder)
 - d. Power:
 - i. Power Nets: VDDii. Ground Nets: VSS
 - e. Click OK



9) #commitConfig. For the following lines without "#", you should copy, and then paste into the Terminal, which means you will not use the GUI to operate any more.

fit setDrawView fplan getIoFlowFlag

10) # This command prepares your floor plan layout and assign its option. You can find the details in the GUI.

floorPlan -site CORE -r 1.0 0.63 0 0 0 0 uiSetTool select getIoFlowFlag


11) # the following two commands set your VDD and VSS pins.


globalNetConnect VDD -type pgpin -pin VDD -inst *
globalNetConnect VSS -type pgpin -pin VSS -inst *
globalNetConnect VDD -type tiehi
globalNetConnect VSS -type tielo

12) # Edit Pin Locations (Edit -> Pin Editor) (Use GUI for this step)

For example, you can allocate the OUT at the right edge, M3 layer, spread from Center, with the space 0.5. The rest pins allocated on the left side with space 0.4.

The location and space value is not fixed. As long as all the pins are well allocated and shown, it is also ok.






- 13) saveDesign alu_conv_fl.enc
- 14) # The following command create power ring and stripes.

addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer metal1

 $sroute - connect \{ blockPin padPin padRing corePin floatingStripe \} - layerChangeRange \{ 1 10 \} - blockPinTarget \{ nearestRingStripe nearestTarget \} - padPinPortConnect \{ allPort oneGeom \} - checkAlignedSecondaryPin 1 - blockPin useLef - allowJogging 1 - crossoverViaBottomLayer 1 - allowLayerChange 1 - targetViaTopLayer 10 - crossoverViaTopLayer 10 - targetViaBottomLayer 1 - nets \{ VSS VDD \} \\$



15) saveDesign alu_conv_power.enc

16) # The following command place standard cells

 $edit Power Via - skip_via_on_pin \ Standard cell - bottom_layer \ metal1 - add_vias \ 1 - top_layer \ metal8 \ save Design \ alu_power.enc$

setEndCapMode -reset

setEndCapMode -boundary_tap false

setPlaceMode -reset

setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0

setPlaceMode -fp false


placeDesign

 $time Design\ \text{-preCTS}\ \text{-numPaths}\ 200$

optDesign -preCTS -numPaths 200

setDrawView place

saveDesign alu_conv_pl.enc



17) #The clock system will be established. Detailed clock specification is in Clock.ctstch.

setCTSMode -engine ck

clockDesign -specFile Clock.ctstch -outDir clock_report -unfixedInstBeforeCTS checkPlace alu.checkPlace

timeDesign -postCTS -numPaths 200

timeDesign -postCTS -hold -numPaths 200

optDesign -postCTS -numPaths 200

optDesign -postCTS -hold -numPaths 200

timeDesign -postCTS -hold -numPaths 200

timeDesign -postCTS -numPaths 200

saveDesign alu_clk.enc

18) # The following command add filler cells to the design


getFillerMode -quiet

addFillerGap 0.6

addFiller -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 -prefix FILLER -markFixed saveDesign alu_powerroute_clk_filler.enc

 $set Analysis Mode \ -cppr \ none \ -clock Gating Check \ true \ -time Borrowing \ true \ -use Output Pin Cap \ true \ -sequential Const Prop false \ -timing Self Loops No Skew \ false \ -enable Multiple Drive Net \ true \ -clk Src Path \ true \ -warn \ true \ -useful Skew \ false \ -analysis Type \ on Chip Variation \ -log \ true$

setNanoRouteMode -quiet -drouteFixAntenna false setNanoRouteMode -quiet -routeTopRoutingLayer default setNanoRouteMode -quiet -routeBottomRoutingLayer default setNanoRouteMode -quiet -drouteEndIteration default setNanoRouteMode -quiet -routeWithTimingDriven false setNanoRouteMode -quiet -routeWithSiDriven false setNanoRouteMode -quiet -routeTopRoutingLayer 6 routeDesign -globalDetail saveDesign alu_conv _powerroute_clk_filler.enc



19) # Timing analysis are established by the following commands

 $time Design\ -postRoute\ -path Reports\ -drv Reports\ -slack Reports\ -num Paths\ 400\ -prefix\ alu_conv_post Route\ -out Dirtiming Reports$

clearClockDomains

 $time Design\ -postRoute\ -hold\ -pathReports\ -slackReports\ -numPaths\ 400\ -prefix\ alu_conv_postRoute\ -outDir\ timingReports\ saveDesign\ alu_final_layout.enc$

- 20) # Generate "alu_conv_nophy.v: used for gate level netlist simulation (NClaunch) saveNetlist -phys -includePowerGround alu_conv_phy.v -excludeLeafCell saveNetlist alu_conv_nophy.v -excludeLeafCell write_sdf alu_conv.sdf
- 21) At this point, you finish all the Encounter flow operations.

You should already generate two files for the following NClaunch simulations:

- 1. alu_conv_nophy.v (This is the gate level netlist file)
- 2. alu_conv.sdf (This is the timing file for your design)

Some commands you need to know for the assignment. Use these commands when you finish all the steps above, and obtain the final layout design.

1. Report_area

Enter report_area in Encounter, and it will return the design name, design area, and gate numbers. #Inst is the gate number of your design.

```
encounter 2> report_area

Depth Name #Inst Area (um^2)

0 alu_conv num? num?

1
```

2. Report_timing

Enter report_timingarea in Encounter, and it will return longest logic path, and the timing slack of the design.

```
encounter 4> report_timing
Cadence Encounter 14.14-s028 1
  Generated by:
                    Linux x86_64 (Host ID murphy.wot.ece.northwestern.edu)
Tue May 9 16:21:54 2017
  Generated on:
  Design:
                    alu_conv
                    report_timing
  Command:
Path 1: MET Path Delay Check
          out[0] (^)
Beginpoint: a sel
                 (^) triggered by leading edge of '@'
Analysis View: an
 External Delay
                             0.000
 Required Time
   rival Time
                             num?
 Slack Time
    Clock Rise Edge
                                       0.000
    + Input Delay
                                       0.000
                                      0.000
    = Beginpoint Arrival Time
      Instance |
                                        | Delay | Arrival | Required
                                                 Time
                                                            Time
              | a_sel ^
                                                  0.000 |
                                                             0.384
      g4750
              | A1 v -> ZN v
                              OR2 X1
      g4720
                                         0.058 |
                                                   0.123 |
                                                             0.508
              | A v -> CO v
      g4776
                              FA X1
                                         0.075
                                                   0.198 |
                                                             0.582
      g4775
                              INV_X1
                                                             0.606
                              FA X1
                                         0.049
                                                   0.271
                                                             0.655
              | A ^ -> ZN v
      g4773
                              INV_X1
                                         0.014
                                                   0.285
                                                             0.669
                              FA X1
      g4772
              | A v -> CO v
                                         0.073
                                                             0.742
                                                   0.358 |
                              INV_X1
              | A ^ -> ZN v
      g4601
                              OAI21 X1
              | A v -> ZN ^
                              OAI21 X1
                                         0.025
                                                   0.419
                                                             0.803
              | B1 ^ -> ZN v
      g4578
                              AOI21_X1
OAI21_X1
                                         0.024
                                                             0.827
                                                   0.443
                B1 v -> ZN ^
      g4568
                                         0.042
                                                   0.484
                                                             0.869
                                                             0.924
      g2
                              FA X1
                B1 ^ -> ZN v |
      g4559
                              OAI221 X1
                                         0.031
                                                   0.571
                                                             0.955
                B1 v -> ZN
                                                   0.616
      q4556
                              OAI221 X1
                                         0.045
                out[0]
                                          0.000
                                                   0.616
                                                             1.000
```

3. Design power

To measure the design power, you can go to Power -> Power analysis -> Run.

Set to the expected activity factor and frequency, OK, then you can observe the design power in the terminal.

