

# Encounter Tutorial

May 2017



NORTHWESTERN  
UNIVERSITY

**McCormick**

Northwestern Engineering

# Encounter Tutorial


Download the lab folder from Canvas, which includes all the necessary files for this lab. Then copy these files to the Wilkinson lab server.

**Before going to next steps, please note that those lines that start with ‘#’ are explanation and you need to follow them in GUI. Otherwise, they are commands and you need to write them in your command prompt and press enter.**


- 1) # Type command: “source /vol/ece303/encounter\_tutorial/cadence.env”.
- 2) # Create “alu” folder under your working directory, for example “Lab1”, and then create “synthesis” and “backend” folders under “alu” folder using “mkdir folder\_name”. **Important: The download files should be located at top folder, e.g. Lab1. Otherwise the path link in alu\_conv.conf file should be modified.** The folder structure looks likes:

Lab1 folder contains: alu\_conv.v , alu\_conv.conf , alu\_conv.sdc , alu (folder). Inside alu folder, you have two folders: synthesis and backend.

- 3) # Go to **synthesis** folder and then type “encounter” and press enter to run the cadence tool. In this case you will see a new open window like this:




- 4) # use GUI to load RTLConfig file (File -> Import RTL -> Load -> ‘.././alu\_conv.conf’), and click **Cancel** instead of **OK!!**




- 5) # Run RTL Synthesis (File -> RTL Synthesis)
  - a. Click **Stop After Synthesis**
  - b. Click **OK**


Now you will have your gate level \*.v and \*.sdc files ready in ./r2g\_output/...



- 6) # Add “VDD” and “VSS” into the file in ./r2g\_output/alu\_conv.v as below and save the file:
  - a. Go to the directory ./r2g\_output/
  - b. **Open r2g.v** and add “VDD” and “VSS”:



- 7) # Close encounter and go to “backend” folder and reopen encounter (**important**, otherwise you have to modify the paths in “alu\_conv.view” file by yourself)
- 8) # Import Design (File -> Design Import)
  - a. **Verilog**: use the gate level r2g.v (./synthesis/r2g\_output/r2g.v) with **Top Cell** by clicking **Auto Assign**
  - b. **LEF Files**: “/vol/ece303/encounter\_tutorial/NangateOpenCellLibrary.lef”
  - c. **MMMC View Definition File**: “./../alu\_conv.view” (comes from the download folder)
  - d. **Power**:
    - i. Power Nets: VDD
    - ii. Ground Nets: VSS
  - e. Click **OK**



- 9) #commitConfig. For the following lines without “#”, you should copy, and then paste into the Terminal, which means you will not use the GUI to operate any more.

```
fit
setDrawView fplan
getIoFlowFlag
```

- 10) # This command prepares your floor plan layout and assign its option. You can find the details in the GUI.

```
floorPlan -site CORE -r 1.0 0.63 0 0 0 0
uiSetTool select
getIoFlowFlag
```


- 11) # the following two commands set your VDD and VSS pins.

```
globalNetConnect VDD -type pgpin -pin VDD -inst *
globalNetConnect VSS -type pgpin -pin VSS -inst *
globalNetConnect VDD -type tiehi
globalNetConnect VSS -type tielo
```

- 12) # **Edit Pin Locations** (Edit -> Pin Editor) **(Use GUI for this step)**

For example, you can allocate the OUT at the right edge, M3 layer, spread from Center, with the space 0.5.  
The rest pins allocated on the left side with space 0.4.

**The location and space value is not fixed. As long as all the pins are well allocated and shown, it is also ok.**




14) # The following command create power ring and stripes.

```

route -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget {
nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin
useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer
10 -targetViaBottomLayer 1 -nets { VSS VDD }


```



15) saveDesign alu\_conv\_power.enc

16) # The following command place standard cells

```
editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
saveDesign alu_power.enc
setEndCapMode -reset
setEndCapMode -boundary_tap false
setPlaceMode -reset
setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -
reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute
0 -swapEEQ 0
setPlaceMode -fp false
placeDesign
timeDesign -preCTS -numPaths 200
optDesign -preCTS -numPaths 200
setDrawView place
saveDesign alu_conv_pl.enc
```



- 17) #The clock system will be established. Detailed clock specification is in Clock.ctstch.

```
setCTSMODE -engine ck
clockDesign -specFile Clock.ctstch -outDir clock_report -unfixedInstBeforeCTS
checkPlace alu.checkPlace
timeDesign -postCTS -numPaths 200
timeDesign -postCTS -hold -numPaths 200
optDesign -postCTS -numPaths 200
optDesign -postCTS -hold -numPaths 200
timeDesign -postCTS -hold -numPaths 200
timeDesign -postCTS -numPaths 200
saveDesign alu_clk.enc
```

- 18) # The following command add filler cells to the design


```
getFillerMode -quiet
addFillerGap 0.6
addFiller -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 -prefix FILLER -markFixed
saveDesign alu_powerroute_clk_filler.enc
```

```
setAnalysisMode -cpnr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp
false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -
analysisType onChipVariation -log true
```

```
setNanoRouteMode -quiet -drouteFixAntenna false
setNanoRouteMode -quiet -routeTopRoutingLayer default
setNanoRouteMode -quiet -routeBottomRoutingLayer default
setNanoRouteMode -quiet -drouteEndIteration default
setNanoRouteMode -quiet -routeWithTimingDriven false
```



```
setNanoRouteMode -quiet -routeWithSiDriven false
setNanoRouteMode -quiet -routeTopRoutingLayer 6
routeDesign -globalDetail
saveDesign alu_conv_powerroute_clk_filler.enc
```



19) # Timing analysis are established by the following commands

```
timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 400 -prefix alu_conv_postRoute -outDir
timingReports
clearClockDomains
timeDesign -postRoute -hold -pathReports -slackReports -numPaths 400 -prefix alu_conv_postRoute -outDir timingReports
saveDesign alu_final_layout.enc
```

20) # Generate "alu\_conv\_nophy.v: used for gate level netlist simulation (NClaunch)

```
saveNetlist -phys -includePowerGround alu_conv_phy.v -excludeLeafCell
saveNetlist alu_conv_nophy.v -excludeLeafCell
write_sdf alu_conv.sdf
```

21) At this point, you finish all the Encounter flow operations.

**You should already generate two files for the following NClaunch simulations:**

1. **alu\_conv\_nophy.v** (This is the gate level netlist file)
2. **alu\_conv.sdf** (This is the timing file for your design)



Some commands you need to know for the assignment. Use these commands when you finish all the steps above, and obtain the final layout design.

### 1. Report\_area

Enter report\_area in Encounter, and it will return the design name, design area, and gate numbers. #Inst is the gate number of your design.

```
encounter 2> report_area
Depth  Name      #Inst  Area (um^2)
-----
0      alu_conv    num?    num?
1
```

### 2. Report\_timing

Enter report\_timingarea in Encounter, and it will return longest logic path, and the timing slack of the design.

```
encounter 4> report_timing
#####
# Generated by:      Cadence Encounter 14.14-s028_1
# OS:                Linux x86_64 (Host ID murphy.wot.ece.northwestern.edu)
# Generated on:      Tue May 9 16:21:54 2017
# Design:            alu_conv
# Command:           report_timing
#####
Path 1: MET Path Delay Check
Endpoint:  out[0] (^)
Beginpoint: a_sel (^) triggered by leading edge of '0'
Analysis View: an
- External Delay      0.000
+ Path Delay          1.000
= Required Time       1.000
- Arrival Time
+ Slack Time          num?
Clock Rise Edge      0.000
+ Input Delay         0.000
= Beginpoint Arrival Time 0.000
+-----+
| Instance | Arc      | Cell      | Delay | Arrival | Required |
|          |          |           |       | Time     | Time     |
+-----+-----+-----+-----+-----+-----+
|          | a_sel ^  |           |       | 0.000    | 0.384    |
| g4750    | S ^ -> Z v | MUX2_X1  | 0.066 | 0.066    | 0.450    |
| g4720    | A1 v -> ZN v | OR2_X1   | 0.058 | 0.123    | 0.508    |
| g4776    | A v -> CO v | FA_X1    | 0.075 | 0.198    | 0.582    |
| g4775    | A v -> ZN ^ | INV_X1   | 0.024 | 0.222    | 0.606    |
| g4774    | A ^ -> CO ^ | FA_X1    | 0.049 | 0.271    | 0.655    |
| g4773    | A ^ -> ZN v | INV_X1   | 0.014 | 0.285    | 0.669    |
| g4772    | A v -> CO v | FA_X1    | 0.073 | 0.358    | 0.742    |
| g3       | A v -> ZN ^ | INV_X1   | 0.018 | 0.376    | 0.760    |
| g4601    | A ^ -> ZN v | OAI21_X1 | 0.018 | 0.394    | 0.778    |
| g4595    | A v -> ZN ^ | OAI21_X1 | 0.025 | 0.419    | 0.803    |
| g4578    | B1 ^ -> ZN v | AOI21_X1 | 0.024 | 0.443    | 0.827    |
| g4568    | B1 v -> ZN ^ | OAI21_X1 | 0.042 | 0.484    | 0.869    |
| g2       | CI ^ -> CO ^ | FA_X1    | 0.055 | 0.539    | 0.924    |
| g4559    | B1 ^ -> ZN v | OAI221_X1 | 0.031 | 0.571    | 0.955    |
| g4556    | B1 v -> ZN ^ | OAI221_X1 | 0.045 | 0.616    | 1.000    |
|          | out[0] ^  |           | 0.000 | 0.616    | 1.000    |
+-----+-----+-----+-----+-----+-----+
+-----+

```

### 3. Design power

To measure the design power, you can go to Power -> Power analysis -> Run.

Set to the expected activity factor and frequency, OK, then you can observe the design power in the terminal.

