FIR Synthesis report

1. Detailed RTL Component Information:

根據作業要求,此次 FIR 運算過程,只使用 1 個 32bis 乘法器和 1 個 32bits 加法器。

Detailed RTL Component Info : +---Adders : FIR 運算加法器只使用 1 個 Adders := 2 32 Bit 2 Input Adders := 2 2 Input 12 Bit 4 Bit Adders := 2 2 Input +---Registers : Registers := 1 12 Bit 4 Bit Registers := 1 +---Multipliers : 32x32 Multipliers := 1 +---Muxes : 2 Input 32 Bit Muxes := 2 32 Bit 12 Input Muxes := 3 2 Input 12 Bit Muxes := 3 2 Input 4 Bit Muxes := 2 12 Input 4 Bit Muxes := 2 2 Input 3 Bit Muxes := 33 Bit 12 Input Muxes := 2 2 Input 2 Bit Muxes := 2 1 Bit 2 Input Muxes := 3 12 Input 1 Bit Muxes := 24 3 Input 1 Bit Muxes := 1

2. Cell Usage:

Report Cell Usage:		
ļ	Cell	Count
1 2 3 4 5 6 7 8 9	BUFG CARRY4 DSP48E1 LUT1 LUT2 LUT3 LUT4 LUT5 LUT6 FDCE	++ 8 21 3 4 46 47 32 76 15
11 12 13 14 15	LD LDC LDP IBUF OBUF	208 64 1 1 1 161 169