Cell-based Digital Control Oscillator Report

112061533 潘金生

A. Objective:


To design a cell-based Digital Control Oscillator (DCO) covering a specific frequency range.

B. Step-by-Step Procedure

Design a DCO covering a clock period range [10ns, 11ns], or a frequency range of [90.909MHz, 100MHz].


Step a:

本次 DCO 作業採用題目所述 path-selection-based DCO architecture,首先會經過一個 long delay,這裡我採用 76 個 X6 大小的 clkbuf 去完成,接著會透過 decoder 把 alpha code 轉成 lambda code 來控制 Tristate buffer 來決定目前的 path delay,在後面 path-selection 的部分,我是採用 X2 的 buffer 和 X2 的 TBUF 來完成。




圖一 DCO 架構圖

附圖為本次的波形圖,可以看到在 alpha code 等於 0 的時候,也就是最短路徑,其 clock period 為 9.953ns,趨近 10ns,而在 alpha code 等於 4 的時候,也就是我設計的最長路徑,其 clock period 為 11.056ns,趨近 11ns。



圖二 alpha code=0



圖三 alpha code=4

附圖為本次 pre-layout gate-level simulation 的面積和 power, 面積約為 456um²。


```
Report : area
Design : dco
Version: R-2020.09-SP5
Information: Updating design information... (UID-85)
Library(s) Used:
    gtech (File: /usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db)
    slow (File: /usr/cadtool/ee5216/CBDK_TSMC90GUTM_Arm_f1.0/CIC/SynopsysDC/db/slow.db)
Number of ports:
                                          26
Number of nets:
                                         162
Number of cells:
                                         137
Number of combinational cells:
                                         123
Number of sequential cells:
                                          10
Number of macros/black boxes:
                                           0
Number of buf/inv:
                                         103
Number of references:
Combinational area:
                                  400.075195
Buf/Inv area:
                                  395.135995
                                   56.448002
Noncombinational area:
Macro/Black Box area:
                                    0.000000
                           undefined (No wire load specified)
Net Interconnect area:
                                  456.523197
Total cell area:
Total area:
                           undefined
Information: This design contains unmapped logic. (RPT-7)
```

圖四 pre-layout area

本次的 Verilog code,主要分成 3 個 module, delay module, decoder module, DCO module, 我會附在本次報告裡的最後。

Step 2:


附圖為本次的 Layout,經過 ruler 測量,其面積為 $36.115*35.230 um^2$,power 為 0.0208 mW。



圖五 Layout

Step 3:

附圖為本次 post-layout 波形圖,可以看到在 alpha code 等於 0 的時候,也就是最短路徑,其 clock period 為 10.122ns,趨近 10ns,而在 alpha code 等於 4 的時候,也就是我設計的最長路徑,其 clock period 為 11.359ns,趨近 11ns。



圖七 alpha code=4

Step 4:

Comment: 可以看到在 post-layout 完成之後其 clock period 比 pre-layout 還來的長,這是因為 post-layout 還需考慮繞線和電容,導致整體速度變慢,因此 APR 是需要仔細排放位置的。

```
`timescale 1ns/1ps
module delay (delay in, lambda, delay out);
input delay in;
input [3:0] lambda;
output delay_out;
wire delay in;
wire [3:0] lambda;
wire [3:0] lambda bar;
wire delay out;
wire n1,n2,n3,n4,n5,n6,n7,n8,n9,n10;
wire n11,n12,n13,n14,n15,n16,n17,n18,n19,n20;
wire n21,n22,n23,n24,n25,n26,n27,n28,n29,n30;
wire n31,n32,n33,n34,n35,n36,n37,n38,n39,n40;
wire n41,n42,n43,n44,n45,n46,n47,n48,n49,n50;
wire n51,n52,n53,n54,n55,n56,n57,n58,n59,n60;
wire n61,n62,n63,n64,n65,n66,n67,n68,n69,n70;
wire n71,n72,n73,n74,n75,n76,n77,n78,n79,n80;
wire x1, x2, x3, x4;
wire y1,y2,y3,y4;
  CLKINVX1 INV 1 (.Y(lambda bar[0]), .A(lambda[0]));
  CLKINVX1 INV 2 (.Y(lambda bar[1]), .A(lambda[1]));
  CLKINVX1 INV 3 (.Y(lambda bar[2]), .A(lambda[2]));
  CLKINVX1 INV 4 (.Y(lambda bar[3]), .A(lambda[3]));
CLKBUFX6 BUF 1 (.Y(n1), .A(delay in));
  CLKBUFX6 BUF 2 (.Y(n2), .A(n1));
  CLKBUFX6 BUF_3 (.Y(n3), .A(n2));
  CLKBUFX6 BUF 4 (.Y(n4), .A(n3));
  CLKBUFX6 BUF 5 (.Y(n5), .A(n4));
  CLKBUFX6 BUF_6 (.Y(n6), .A(n5));
  CLKBUFX6 BUF 7 (.Y(n7), .A(n6));
  CLKBUFX6 BUF 8 (.Y(n8), .A(n7));
  CLKBUFX6 BUF 9 (.Y(n9), .A(n8));
  CLKBUFX6 BUF 10 (.Y(n10), .A(n9));
  CLKBUFX6 BUF 11 (.Y(n11), .A(n10));
```

```
CLKBUFX6 BUF 12 (.Y(n12), .A(n11));
CLKBUFX6 BUF 13 (.Y(n13), .A(n12));
CLKBUFX6 BUF 14 (.Y(n14), .A(n13));
CLKBUFX6 BUF_15 (.Y(n15), .A(n14));
CLKBUFX6 BUF 16 (.Y(n16), .A(n15));
CLKBUFX6 BUF 17 (.Y(n17), .A(n16));
CLKBUFX6 BUF 18 (.Y(n18), .A(n17));
CLKBUFX6 BUF_19 (.Y(n19), .A(n18));
CLKBUFX6 BUF 20 (.Y(n20), .A(n19));
CLKBUFX6 BUF 21 (.Y(n21), .A(n20));
CLKBUFX6 BUF 22 (.Y(n22), .A(n21));
CLKBUFX6 BUF 23 (.Y(n23), .A(n22));
CLKBUFX6 BUF 24 (.Y(n24), .A(n23));
CLKBUFX6 BUF 25 (.Y(n25), .A(n24));
CLKBUFX6 BUF 26 (.Y(n26), .A(n25));
CLKBUFX6 BUF 27 (.Y(n27), .A(n26));
CLKBUFX6 BUF 28 (.Y(n28), .A(n27));
CLKBUFX6 BUF_29 (.Y(n29), .A(n28));
CLKBUFX6 BUF 30 (.Y(n30), .A(n29));
CLKBUFX6 BUF 31 (.Y(n31), .A(n30));
CLKBUFX6 BUF 32 (.Y(n32), .A(n31));
CLKBUFX6 BUF 33 (.Y(n33), .A(n32));
CLKBUFX6 BUF 34 (.Y(n34), .A(n33));
CLKBUFX6 BUF 35 (.Y(n35), .A(n34));
CLKBUFX6 BUF 36 (.Y(n36), .A(n35));
CLKBUFX6 BUF 37 (.Y(n37), .A(n36));
CLKBUFX6 BUF_38 (.Y(n38), .A(n37));
CLKBUFX6 BUF 39 (.Y(n39), .A(n38));
CLKBUFX6 BUF 40 (.Y(n40), .A(n39));
CLKBUFX6 BUF_41 (.Y(n41), .A(n40));
CLKBUFX6 BUF 42 (.Y(n42), .A(n41));
CLKBUFX6 BUF 43 (.Y(n43), .A(n42));
CLKBUFX6 BUF 44 (.Y(n44), .A(n43));
CLKBUFX6 BUF 45 (.Y(n45), .A(n44));
CLKBUFX6 BUF 46 (.Y(n46), .A(n45));
CLKBUFX6 BUF 47 (.Y(n47), .A(n46));
CLKBUFX6 BUF 48 (.Y(n48), .A(n47));
CLKBUFX6 BUF 49 (.Y(n49), .A(n48));
```

```
CLKBUFX6 BUF 50 (.Y(n50), .A(n49));
 CLKBUFX6 BUF 51 (.Y(n51), .A(n50));
 CLKBUFX6 BUF 52 (.Y(n52), .A(n51));
 CLKBUFX6 BUF_53 (.Y(n53), .A(n52));
 CLKBUFX6 BUF 54 (.Y(n54), .A(n53));
 CLKBUFX6 BUF 55 (.Y(n55), .A(n54));
 CLKBUFX6 BUF 56 (.Y(n56), .A(n55));
 CLKBUFX6 BUF_57 (.Y(n57), .A(n56));
 CLKBUFX6 BUF 58 (.Y(n58), .A(n57));
 CLKBUFX6 BUF 59 (.Y(n59), .A(n58));
 CLKBUFX6 BUF 60 (.Y(n60), .A(n59));
 CLKBUFX6 BUF 61 (.Y(n61), .A(n60));
 CLKBUFX6 BUF_62 (.Y(n62), .A(n61));
 CLKBUFX6 BUF 63 (.Y(n63), .A(n62));
 CLKBUFX6 BUF 64 (.Y(n64), .A(n63));
 CLKBUFX6 BUF 65 (.Y(n65), .A(n64));
 CLKBUFX6 BUF 66 (.Y(n66), .A(n65));
 CLKBUFX6 BUF_67 (.Y(n67), .A(n66));
 CLKBUFX6 BUF 68 (.Y(n68), .A(n67));
 CLKBUFX6 BUF 69 (.Y(n69), .A(n68));
 CLKBUFX6 BUF 70 (.Y(n70), .A(n69));
 CLKBUFX6 BUF_71 (.Y(n71), .A(n70));
 CLKBUFX6 BUF 72 (.Y(n72), .A(n71));
 CLKBUFX6 BUF 73 (.Y(n73), .A(n72));
 CLKBUFX6 BUF 74 (.Y(n74), .A(n73));
 CLKBUFX6 BUF 75 (.Y(n75), .A(n74));
 CLKBUFX6 BUF_76 (.Y(n76), .A(n75));
CLKBUFX2 path select 1(.Y(x1), .A(n76));
 CLKBUFX2 path select 2(.Y(x2), .A(x1));
 CLKBUFX2 path select 3(.Y(x3), .A(x2));
 CLKBUFX2 path select 4(.Y(x4), .A(x3));
TBUFX2 TB1 (.Y(delay out), .A(n76), .OE(lambda[0]));
 TBUFX2 TB2 (.Y(y1), .A(x1), .OE(lambda[1]));
 TBUFX2 TB3 (.Y(y2), .A(x2), .OE(lambda[2]));
 TBUFX2 TB4 (.Y(y3), .A(x3), .OE(lambda[3]));
```

```
TBUFX2 TB5 (.Y(delay_out), .A(y1), .OE(lambda_bar[0]));
TBUFX2 TB6 (.Y(y1), .A(y2), .OE(lambda_bar[1]));
TBUFX2 TB7 (.Y(y2), .A(y3), .OE(lambda_bar[2]));
TBUFX2 TB8 (.Y(y3), .A(x4), .OE(lambda_bar[3]));
```

endmodule

```
`timescale 1ns/1ps
module decoder (alpha, lambda);
input [6:0] alpha;
output [3:0] lambda;
wire [6:0] alpha;
reg [3:0] lambda;
  always @ (alpha) begin
    case (alpha)
         7'b0000000: lambda = 4'b0001;
         7'b0000001: lambda = 4'b0010;
         7'b0000010: lambda = 4'b0100;
         7'b0000011: lambda = 4'b1000;
         7'b0000100: lambda = 4'b0000;
                     lambda = 4'b0000;
         default:
    endcase
  end
```

endmodule

```
`timescale 1ns/1ps
`include "delay.v"
'include "decoder.v"
module dco (en, alpha, clk_out);
input en;
input [6:0] alpha;
output clk_out;
wire en;
wire clk_out;
wire [6:0] alpha;
wire [3:0] lambda;
wire in;
  NAND2X4 u1(.Y(in), .A(clk_out), .B(en));
  delay u_2 (
                        .delay_in(in),
                        .lambda(lambda),
                        .delay_out(clk_out));
  decoder u_3(
                      .alpha(alpha),
                      .lambda(lambda));
```

endmodule