Testbench writing


Speaker: Lin Yi-Hsien

Outline

- Design Under Test
- Initialization part
- Clock part
- Timing Control part
- File IO part
- Input Data part
- Output Data part
- Pattern Verification

Design Under Test

 You should include the module you want to test in the testbench.



Initialization part

```
`timescale 1 ns/10 ps
`define CYCLE 10
module bilateral tb;
reg clock, rst n, enable i;
reg [12:0] data i;
wire [15:0] data o;
wire enable o;
wire end o;
bilateral top(
   .clk(clock),
   .reset(rst n),
   .enable i(enable i),
   .data i(data i),
   .data o(data o),
   .enable o(enable o),
   .end o(end o),
```

Timescale

timescale 1 ns/10 ps

- which is declared as `timescale time_unit base/precision base
- time_unit is the amount of time a delay of #1 represents. The time unit must be 1, 10, or 100.
- base is the time base for each unit, ranging from seconds to femtoseconds, and must be: s, ms, us, ns, ps or fs
- precision and base represent how many decimal points of precision to use relative to the time units.

Clock part

```
`timescale 1 ns/10 ps
`define CYCLE 10

[Initialization part]

initial begin
  clk = 0;
end

always #(`CYCLE/2) clk = ~clk;
```

Wave dump part

```
`timescale 1 ns/10 ps
`define CYCLE 10
[Initialization part]
[Clock part]
initial begin
   //FSDB
   $fsdbDumpfile("bilateral.fsdb");
   $fsdbDumpvars(0, top, "+mda");
   //VCD
   $dumpfile("filename");
   $dumpvars();
end
```


Wave dump part

- Value Change Dump (VCD) format
- Indigenously supported by most simulators
- Using ASCII text for waveform recording, extremely huge file size
- Fast Signal Database (FSDB) format
 - Defined by SpringSoft Verdi debugging system
 - More compact format, small file size

```
//for memory array dump
$fsdbDumpvars(0, top, "+mda");
```

Time control part

```
`timescale 1 ns/10 ps
`define CYCLE 10
[Initialization part]
[Clock part]
[Wave Dump part]
initial begin
   rst n = 1'b0;
   #12 rst n = 1'b1;
   \#(CYCLE) rst n = 1'b0;
   enable i = 1;
   #40000000
   $finish;
end
```



File IO part

```
`timescale 1 ns/10 ps
define CYCLE 10
[Initialization part]
[Clock part]
[Wave Dump part]
[Time control part]
reg [12:0] HDRlog [0:85439];
integer i, outfile;
initial begin
   //Input file
   for (i=0; i<85440; i=i+1) begin
      HDRloq[i] = 13'b0;
   end
   $readmemh("log hdr hex.txt", HDRlog);
   //Open output file
   outfile = $fopen("out log hdr.txt");
end
```

File IO part

- Verilog support two methods to load data into a reg array
- Read binary data:

```
$readmemb("filename", reg array name);
```

Read hexadecimal data

```
$readmemh("filename", reg_array_name);
```

Input data part

- Looping Style
 - Pros: testbench may be compact
 - Cons: only adequate for patterns with regular timing & values

```
`timescale 1 ns/10 ps
define CYCLE 10`
[Initialization part]
[Clock part]
[Wave Dump part]
[Time control part]
[File IO part]
initial begin
   for (i = 0; i < 85440; i = i + 1)
      @(negedge clk) data in= HDRlog[i];
   #20
   $finish;
end
```

Output data part

```
`timescale 1 ns/10 ps
`define CYCLE 10
[Initialization part]
[Clock part]
[Wave Dump part]
[Time control part]
[File IO part]
[Input Data part]
always@(*) begin
    if (enable o)
      $fdisplay(outfile, "%h", data o);
    if (end o) begin
      #(`CYCLE)
      $finish;
    end
end
```

Complete module

- Add a Time-Out Condition
- Because termination condition may never be reached when design is not correct.

```
`timescale 1 ns/10 ps
`define CYCLE 10
`define TIME OUT 10000
[Initialization part]
[Clock part]
[Wave Dump part]
[Time control part]
[File IO part]
[Input Data part]
[Output Data part]
initial #(`TIME OUT)
$finish;
```