Integrated Circuit Design Verilog Tutorial – part 1

Speaker: Yu-Cheng Li (d01943008@ntu.edu.tw)

Advisor: Yi-Chang Lu

Date: 2019.03.27

Outline

Introduction	Part 1
■ Verilog for RTL	
- Module Description and Declaration	
- Data Type and Operators	
- Combinational Behavior	
- Sequential Behavior	
- Finite State Machine	Part 2
- Advanced Topics	
■ Design Example	
■ RTL Simulation Tool	
Synthesis Tool	Part 3


Outline

Introduction

- Verilog for RTL
- Module Description and Declaration
- Data Type and Operators
- Combinational Behavior
- Sequential Behavior
- Finite State Machine
- Advances Topics
- Design Example
- RTL Simulation Tool
- Synthesis

Introduction

- What is Verilog?
 - Hardware Description Language (HDL)
 - Mostly use in digital design.
- Why we need to learn Verilog?
 - Millions or billions the number of transistors!
 - We need EDA (Electronic design automation) tools.



Verilog-Supported Levels of Abstraction


Behavior Level

- Modeling the circuit's behavior in high-level.

■ Register Transfer Level (RTL) We focus on RTL in this course.


 Describes the flow of data between registers and how a design process the data.






Gate Level

– Describes the logic gates and the interconnections.



Transistor Level

Describes the transistors and the interconnections.



Verilog-Supported Levels of Abstraction

RTL

```
module mux2to1(in1, in2, sel, out)
  input in1, in2, sel;
  output out;


always@(*) begin
   if(sel==0) out=in1;
   else out=in2;
  end
endmodule
```

$\begin{array}{c|c} & sel \\ & 1 \\ & out \\ & 1 \end{array}$


Gate Level

```
module mux2to1(in1, in2, sel, out)
input in1, in2, sel;
output out;
wire inv_sel, a1_o, a2_o;

and a1(a1_o, in1, iv_sel);
not n1(iv_sel, sel);
and a2(a2_o, in2, sel);
or o1(out, a1_o, a2_o);
endmodule
```



Cell-Based Design



Summary

- Verilog is important for digital IC design
- **■** Three level
 - -RTL
 - Gate
 - Transistor

Outline

- Introduction
- Verilog for RTL
 - Module Description and Declaration
 - Data Type and Operators
 - Combinational Behavior
 - Sequential Behavior
 - Finite State Machine
 - Advances Topics
- Design Example
- RTL Simulation Tool
- Synthesis

Module Description and Declaration

```
module counter( clk, rst, down, num);
 4
 5
     // --- Input/Output declaration
                                                     module 宣告
                     clk;
       input
 7
       input
                     rst;
 8
       input
                     down;
 9
       output [3:0] num;
10
11
      // --- MARCRO declaration for FSM
                                                      MARCO
12
       parameter IDLE = 2'b00; // 2 bit binary 00
       parameter DOWN = 2'd1; // 2 bit decimal 1 equals to 00
13
       parameter ZERO = 2'd2;
14
15
16
     // --- Wire/ Reg declaration
17
            [1:0] state, next state;
                                                      wire / reg 宣告
            [3:0] count;
18
19
            [3:0] next count;
20
       reg [3:0] num, next num;
21
       wire [3:0] wire next num;
22
```

```
56
57
58
           Sequential Part
                                                 Sequential
59
                                                 Part
        always@(posedge clk or posedge rst)
60
61
       begin
62
          if(rst) begin
63
            state <= IDLE;
64
            count <= 4'd10;
65
           num <= 4'd10;
66
          end
67
          else begin
68
            state <= next state;
69
            count <= next count;
            num <= next num;
71
          end
72
73
     endmodule
                                             module 宣告
74
```

```
Combinational
24
          Combinational Part
25
26
27
        // continous assignment
28
       assign wire next num = next num;
29
        // procedural assignment
31
        always@(*) begin
32
          case (state)
33
           IDLE: begin
34
              if (down==1'b1) next state = DOWN;
              else next state = IDLE;
36
              next num = 4'd10;
37
             next count = (down ==1'b1) ? count-1'b1 :4'd10;
38
39
            DOWN: begin
40
              next state = (count==4'd0) ? ZERO : DOWN;
41
             next count = (count==4'd0) ? 4'd0 : count-1'b1;
42
             next num = count;
43
            end
44
            ZERO: begin
45
             next state = IDLE;
46
             next count = 4'd10;
47
              next num = count;
48
            end
49
            default: begin
50
              next state = state;
51
              next count = count;
52
             next num = num;
54
          endcase
55
        end
```

Module Description and Declaration

- It's essential part and description of module interface.
- Basic format

```
module <module name> ( <port list> );
  input [vector length] <signal A> ;
  input [vector length] <signal B> ;
  output [vector length] <signal C> ;
  ...
  endmodule
```

Number representation

```
<number of bits>' <radix type> <value>
```

- 4'd9 : means 4 bits in decimal 9 (4'b1001 in binary)
- 10'b01: means 10 bits in binary 00 0000 0001
- 8'h10: means 8 bits hexadecimal 10 (8'b0001_0000 in binary)
- default value is decimal if there is no specific radix type
- Bad example: 4'd18, 3'b6, 6'hAB....

Verilog support bitwise assignment

```
<signal A> = f( < signal B> [N:M] ); // only used some bits
<signal A> [N:M] = <function value> // only assign some bits
```

B = 8'h34;

A[7:4] = B[3:0]; B: 0 0 1 1 0 1 0 0

_ab for Data Processing Systems

Common used operators

Туре	Operators	Examples	
Arithmetic	+, -, *, /, %	A = B+C;	1001 = 0111+0010
Bitwise	~, &, , ^, ~^	A = B^C;	0101 = 0111^ 0010
Logical	!=, ==, &&,	A == B	0 = (0111 == 0101)
Relational	>, >=, <, <=	A>B	1 = (0111 > 0101)
Shift	>>, <<	A= B << 1;	1110 = 0111 << 1
Concatenation	{}	A = {B, C}	0110 = {01, 10}

- Frequently used data type are "wire" and "reg"
- Basic format

```
wire [vector length] < variable name> [array size];
reg [vector length] < variable name> [array size];
```

```
// --- Wire/ Reg declaration ---
reg [1:0] state, next_state;
reg [3:0] count;
reg [3:0] next_count;
reg [3:0] num, next_num;
reg [7:0] example_array [0:127]; //128 words, 8bit
wire [3:0] wire_next_num;
```

wire

- input / output port is set to wire as default.
- Value can only be changed by "assign".

reg

Value can only be changed by "always" block.

```
// --- The use of wire and reg ----
wire A,B,C;
reg D;
assign C = A & B;
always@ (*)
begin
   D = A & B;
end
```

parameter

- "constant" in Verilog
- Basic format

```
parameter < variable name> = number;
```

```
// --- parameter ----
parameter width = 3'd7;
wire [width:0] w1;
```

Combinational Behavior (1/4)

Describing the combinational circuit has two style:

- Continuous assignment
- Procedural assignment

Continuous assignment

```
assign <signal A> = <function value>;
```

- Signal at left hand side(LHS) must be wire data type
- Signal function value at RHS can be wire or reg data type
- Ensure bit length is long enough

```
// --- Continuous assignment ----
assign C = A & B;
assign D = (A==B)?A:B;
assign E = A + B;
assign F = A << 2;</pre>
```

Combinational Behavior (2/4)

Procedural assignment

```
always @ (sensitivity list)
<signal A> = <function value>;
```

- Signal at LHS must be reg datatype
- Signal at RHS can be reg or wire
- If there are 2 or more statements in always block, remember to add "begin" and "end"
- All signal in RHS must include in sensitivity list. (or use "∗")

Combinational Behavior (3/4)

■ Conditional Statement

For procedural assignment

```
case ( target )
condition1: statement1;
condition2: statement2;
...
default: statement N;
endcase
```

```
if (condition1)
   statement1;
else if (condition2)
   statement2;
else
   statement3;
```

```
case(en)
    0: begin
    out1 = inB;
    out2 = 0;
end
    1: begin
    out1 = inA;
    out2 = inA+inB;
end
    default: begin
    out1 = inB;
    out2 = 0;
end
endcase
```

```
if(en==1'b1) begin
  out1 = inA;
  out2 = inA+inB;
end
else begin
  out1 = inB;
  out2 = 0;
end
```

- ※ Remember write all possible case or use default.
- X The incomplete case will cause a Latch after synthesis.

Combinational Behavior (4/4)

Conditional Statement

For continuous assignment

```
assign signal A = (contition) ? (True Signal) : (False Signal) ;
assgin out1 = (en==1'b1) ? inA : inB ;
assgin out2 = (en==1'b1) ? inA+inB : 0;
```

 You can't use if-else or case statement in continuous assignment statement.

```
if (en==1)
assign out1= inA;
else
assgin inB;

inA 1
inB 0
out1
inB 0
out2
```

Sequential Behavior (1/4)

Describe the behavior of sequential circuit


```
always @ ( <sensitivity edge > <clock> [or <sensitivity edge> < reset >])
if ( reset ) ...; // reset mode
else ...; // normal mode
```

Asynchronous reset

always @ (posedge clock or posedge reset) begin if (reset) begin state <= RED; count <= 0; end else begin state <= next_state; count <= next_count; end end end end


Synchronous reset

```
always @ (posedge clock) begin
              if ( reset ) begin
60
                   state <= RED;
61
                   count <= 0;
62
              end
63
              else begin
64
                   state <= next state;
65
                   count <= next count;
66
          end
```



Sequential Behavior (2/4)

■ Difference between asynchronous reset and synchronous reset



*The circuit is synchrouns to posedge clk and active high reset

Sequential Behavior (3/4)

- The circuit must have a reset signal. Otherwise, the initial value of Flip-Flop will be unknown.
- Asynchronous or synchronous reset type depends on the circuit's spec.
- non-blocking assignment " <=" for sequential circuit.</p>
- blocking assignment "=" for combinational circuit.

```
blocking assignment
   case( i IDEX AluCtrl )
                              luIn1 & AluIn2:
       4'b00000: AluResul
       4'b0001: AluResul
       4'b0101: AluResul =
                              luIn1 ^ AluIn2;
       4'b0110: AluResult = 1
                              luIn1 - AluIn2;
       4'b0111: AluResul =
                              AluIn1<AluIn2)? 32'b1: 32'b0;
       4'b1010: AluResul = | luIn2 << i IDEX Extend[10:6];
           101: AluResult =
                              (AluIn1 | AluIn2);
       4'b1110: AluResult = 1
                              luIn2 >> i IDEX Extend[10:6];
       default: AluResul
                              luIn1 + AluIn2;
   endcase
end
```

```
58
          always @ (posedge clock or posedge reset) begin
59
60
61
                   count
62
              end
                             non-blocking assignment
63
              else begi
                   state <=
                            next state;
                   count
              end
67
          end
```

Sequential Behavior (4/4)

■ Difference between non-blocking assignment and blocking assignment in synchronous block.

