Digital Logic

Lab9 synchronous sequential circuit - Latch







Lab9

- Synchronous sequential circuit
 - Latch
 - Flip Flops (key point of lab9)
- Verilog
 - always@(posedge clk), always@(negedge clk) vs always@*
 - blocking assignment vs non-blocking assignment
- Practice



Recall: 4-2 priority-en-coder






If there is no 'default' branch and the branch(e.g. 4'b1111 in this demo) is not list in the branches of the 'case', the circuit state will remain unchanged, and then a latch will be generated to save the state.



Latch

- The schematic on the right hand is the schematic of the synthesized design generated by vivado.
- LDCE: transparent Data Latch with Asynchronous Clear and Gate Enable




For more information on LDCE, please refer to Xilinx 7 Series FPGA Libraries Guide for Schematic Design

wangw6@sustech.edu.cn



D Latch

• Latch: the simplest binary memory elements, static device composed of gates. When the input changes, the output changes immediately.



```
module D_Latch(
input En, D,
output reg Q,
output wire nQ
    assign nQ = {^{\sim}Q};
    always @*
         if(En)
             Q = D:
         else
             0 = 0:
endmodul e
```





D Latch

• Schematic of RTL analysis:

En D	Next state of Q
0 X 1 0 1 1	No change $Q = 0$; reset state $Q = 1$; set state

• Simulation result of D Latch





wangw6@sustech.edu.cn



Flip Flop (design)

- The storage elements (memory) used in clocked sequential circuits are called flipflops.
- The most economical and efficient flip-flop constructed is the edge-triggered **D** flipflop, because it requires the smallest number of gates.





Figure for master-slave positive-edge triggered **D flip-flop**

```
module D_ff_p_from_latch(
input clk, D,
output Q
);
/*module D_latch(input En,D,
output reg Q, output nQ);*/
wire P, nq_master, nq_slaver;
D_latch ud_master(~clk, D, P,nq_master);
D_latch ud_slaver(clk, P, Q, nq_slaver);
endmodule
```




Flip Flop (testbench, waveform)

master-slave positive-edge triggered D flip-flop



```
module D_ff_p_from_latch(
input clk, D,
output Q
);
/*module D_latch(input En,D,
output reg Q, output nQ);*/
wire P, nq_master, nq_slaver;
D_latch ud_master(~clk, D, P,nq_master);
D_latch ud_slaver(clk, P, Q, nq_slaver);
endmodule
```




```
module D ff p tb( );
           √*module D ff p from latch(input clk, D, output Q ); */
           reg sclk, sD;
           wire sQ;
          D_ff_p_from_latch dut1(sclk, sD, sQ);
           initial begin
           sclk=1'b0;
           forever #10 sclk = ~sclk:
           end
           initial fork
           sD = 1'b0:
           #15 sD = 1'b1;
           #35 \text{ sD} = 1'b0;
           #60 $finish;
           ioin
wangw6@sustedendmodule
```






D Flip Flop

•
$$Q^{n+1} = D$$



Here is positive-edge triggered D flip-flop



```
module D_flipflop(
input clk, D,
output reg Q,
output nQ
    );
    always @(posedge clk)
        Q <= D;
    assign nQ = ~Q;
endmodule</pre>
```









Practice(1)

- Implement a negative-edge triggered D flipflop
 - a) by using two D latch
 - b) using behavior manner



- Build a testbench to test the negative-edge triggered D flipflop, do the simulation.
 - the expected waveform of the negative-edge triggered D flipflop is shown in the following figure.







JK Flip Flop(1)

•
$$Q^{n+1} = J\overline{Q^n} + \overline{K}Q^n$$

J	K	Qn+1
0	0	no change
0	1	0
1	0	1
1	1	Qn'








JK Flip flop(2)

```
module J_K_Flip_Flop(
   input Clk, J, K,
    output reg Q,
    output nQ
    assign nQ = ~Q;
    always @ (posedge Clk)
        case ({J, K})
             2' b10: Q <= 1' b1; //set
             2' b01: Q<= 1' b0; //reset
             2' b11: Q <= nQ; //reverse
             2' b00: Q<= Q; //keep
        endcase
endmodule
```

$$Q^{n+1} = J\overline{Q^n} + \overline{K}Q^n$$

J	K	Qn+1
0	0	no change
0	1	0
1	0	1
1	1	Qn'






Using jk flip flop to implement D flip flop

- JK Flip-Flop: $Q^{n+1} = J\overline{Q^n} + \overline{K}Q^n$
- D Flip-Flop: $Q^{n+1} = D = D\overline{Q^n} + DQ^n$

J	K	Qn+1
0	0	no change
0	1	0
1	0	1
1	1	Qn'

Clk	Q
↑	D
0	no change
1	no change
V	no change


```
module Dff_byJKff(
input clk, D,
output Q, nQ
);
    J_K_Flip_Flop u(clk, D, ~D, Q, nQ);
endmodule
```





T Flip Flop

• The *T* (toggle) flip-flop is a complementing flip-flop.



Т	Qn+1
0	Q ⁿ
1	~Qr


```
module T_Flip_Flop(
input Clk, T,
output reg Q,
output nQ
    assign nQ = ~Q;
    always @(posedge Clk)
        case(T)
            1' b1: Q<= ~Q;
            1'b0: Q<= Q;
        endcase
endmodule
```






Using jk flip flop to implement T flip flop


• The T (toggle) can be obtained from a JK flip-flop when inputs J and K are tied together.



Т	Qn+1
0	Q ⁿ
1	~Qr

J	K	Qn+1
0	0	no change
0	1	0
1	0	1
1	1	Qn'







Recall: Wire Vs Reg

- There are two data types in Verilog: wire and register.
 - wire is a kind of net, which is equivalent to physical connection.
 - wire is used to connects two points, and thus does not have any driving strength
 - wire data types can be used for connecting the output port to the actual driver
 - a wire can be assigned a value by a continuous assign statement, which is used for designing combinational logic
 - default data type is wire: this means that if you declare a port or variable without specifying reg or wire, it will be a 1-bit wide wire.
 - reg is a kind of register, which is equivalent to memory cell.
 - reg can store value and drive strength. Reg can be used for modeling both combinational and sequential logic.
 - reg data type can be driven from initial and always block.
 - The LHS of a behavioral block(initial, always) should be declared as reg
 - input port could drive by both wire/register, but it could ONLY be declared as wire
 - output port can be declared as wire or register, but it can ONLY drive wire
 - bidirectional port can only be declared as wire

http://www.asic-world.com/tidbits/wire_reg.html





Verilog Assignment

- Continuous Assignment (Data flow Design)
- Procedural Assignment (Behavioral Design)
 - Blocking Assignment '='
 - Nonblocking Assignment '<='





Verilog Assignments

- Continuous Assignment (Dataflow Design)
 - LHS must be wire
- Procedural Assignment (Behavioral Design)
 - within always block
 - LHS must be reg





Procedural Assignments

- Blocking assignment (=):
 - Executes sequentially, causing the next assignment to wait until the current assignment is completed.
- Nonblocking assignment (<=):
 - Executes concurrently, allowing multiple assignments to happen simultaneously without waiting for each other.

```
module some circuit (
                                     module some circuit (
                                              // inputs and outputs
         // inputs and outputs
    );
                                          );
    always @(*)
                                          always @(*)
    begin
                                          begin
           Blocking Assignment
                                                Nonblocking Assignment
        y = (a \& b) | c;
                                              y \le (a \& b) | c;
    end
                                          end
 endmodule
                                       endmodule
```




Combinational logic + blocking



```
// Blocking assignments
always @(a, b, c)
begin
    x = a;
    x = x ^ b;
    x = x | c;
end
```

The order matters!



baiyh@sustech.edu.cn 20








Combinational logic + nonblocking

```
// Nonblocking assignments
always @(a, b, c)
begin
    x <= a;
    x <= x ^ b;
    x <= x | c;
end</pre>
```

non sense circuit should not design like that



baiyh@sustech.edu.cn 21






Sequential logic + blocking



```
// Blocking assignment
always @(posedge clk)
begin
    Q1 = D;
    Q2 = Q1;
end
```

You must change code order to make it working properly






Sequential logic + nonblocking



```
// Nonblocking assignment
always @(posedge clk)
begin
    Q1 <= D;
    Q2 <= Q1;
end</pre>
```

shift register with 2 cascade DFFs the order doesn't matter



baiyh@sustech.edu.cn 23





Assignment suggestions

- Blocking assignments for combinational logic
 - continuous assignment
 - within always @(*) blocks.
- Nonblocking assignments for sequential logic
 - within always @(posedge clk)
 - or always @(negedge clk) blocks
- Don't mix blocking and nonblocking together within same always block





Practice(2)

- Try to construct a T flipflop with a reset input.
 - There would be a reset input port apart from other inputs(clk, T), while it enable the output of T flipflop is 1'b0, while it disable the circuit works as T flipflop
 - Do the design and verify the function of your design.
 - Create the constraint file, do the synthetic and implementation, generate the bitstream file and program the device, then test on the minisys develop board.



Practices(3)

 $Q^{n+1} = J\overline{Q^n} + \overline{K}Q^n$


- Can this JK flip-flop work?
- Try to use it implement a T flip-flop, do the design, creat the bitstream file and program the device.
- Can the T flip-flop work? Explain the reason.

```
module J K Flip Flop(
    input Clk, J, K,
    output reg Q, Qn
    always @(posedge Clk)
        if({J, K} = 2'b10)//set
        begin
            {Q, Qn} <= 2' b10:
        end
        else if ({J, K}=2'b01)//reset
        begin
            \{Q, Qn\} = 2'b01:
        end
        else if({J, K} = 2'b11)//reverse
        begin
            Q <= Qn;
            Qn <= 0:
        end
endmodule
```



Tips:

• Constraints: if you want to use IO pin as clock, you should use the CLOCK_DEDICATED_ROUTE FALSE constraint in the .xdc file to demote the Error message to a (Critical) WARNING. NOTES: This (Critical) WARNING HERE could be ignored.



```
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports D]
set_property IOSTANDARD LVCMOS33 [get_ports Q]
set_property IOSTANDARD LVCMOS33 [get_ports Qn]
set_property PACKAGE_PIN P5 [get_ports clk]
set_property PACKAGE_PIN R1 [get_ports D]
set_property PACKAGE_PIN J2 [get_ports Q]
set_property PACKAGE_PIN K2 [get_ports Qn]
set_property PACKAGE_PIN K2 [get_ports Qn]
```