# **MSP430 Memory Programming**

# **User's Guide**



Literature Number: SLAU265I February 2009-Revised May 2010



## **Contents**

1	Over	view of MSP430 Programming	. 9
2	MSP	430 Programming Via the Bootstrap Loader	11
	2.1	Introduction	
	2.2	Standard RESET and BSL Entry Sequence	
		2.2.1 MSP430 Devices With Shared JTAG Pins	
		2.2.2 MSP430 Flash Devices With Dedicated JTAG Pins	
		2.2.3 Devices With USB	
	2.3	UART Protocol	
	2.4	USB Protocol	
3	ROM	-Based Bootstrap Loader Protocol	15
	3.1	Synchronization Sequence	
	3.2	Commands	
		3.2.1 Unprotected Commands	
		3.2.2 Password Protected Commands	
	3.3	Programming Flow	16
	3.4	Data Frame	
		3.4.1 Data-Stream Structure	17
		3.4.2 Checksum	18
		3.4.3 Example Sequence	18
		3.4.4 Commands – Detailed Description	
	3.5	Loadable BSL	
	3.6	Exiting the BSL	
	3.7	Password Protection	
	3.8	Code Protection Fuse	
	3.9	BSL Internal Settings and Resources	
		3.9.1 Chip Identification and BSL Version	
		3.9.2 Vectors to Call the BSL Externally	
		3.9.3 Initialization Status	
		3.9.4 Memory Allocation and Resources	
4	Flasi	n-Based Bootstrap Loader Protocol	
•	4.1	BSL Data Packet	
	4.2	UART Peripheral Interface (PI)	
		4.2.1 Wrapper	
		4.2.2 Abbreviations	
		4.2.3 Messages	
		4.2.4 Interface Specific Commands	
	4.3	USB Peripheral Interface	
	1.0	4.3.1 Wrapper	
		4.3.2 Hardware Requirements	
	4.4	BSL Core Command Structure	
		4.4.1 Abbreviations	
		4.4.2 Command Descriptions	
	4.5	BSL Security	
	7.0	4.5.1 Protected Commands	
		4.5.2 RAM Erase	
		7.0.2 TO WE LIGGE	JI



	4.6	BSL Core Responses	
		4.6.1 Abbreviations	. 32
		4.6.2 BSL Core Messages	. 33
		4.6.3 BSL Version Number	
		4.6.4 Example Sequences for UART BSL	. 34
	4.7	BSL Public Functions and Z-Area	. 34
		4.7.1 Starting the BSL from an external application	. 34
		4.7.2 Function Description	. 34
5	Boots	strap Loader Hardware	35
	5.1	Hardware Description	
	0	5.1.1 Power Supply	
		5.1.2 Serial Interface	
		5.1.3 Target Connector	
		5.1.4 Parts List	
•	D://		
6		ences Between Devices and Bootstrap Loader Versions	
	6.1	5xx/6xx BSL Versions	
	6.2	Special Consideration for ROM BSL Version 1.10	
	6.3	BSL Known issues	
	6.4	BSL FAQ	. 49
7	Boots	strap Loader PCB Layout Suggestion	51
8	MSP4	30 Programming Via the JTAG Interface	<b>55</b>
	8.1	Introduction	55
	8.2	Interface and Instructions	55
		8.2.1 JTAG Interface Signals	<b>56</b>
		8.2.2 JTAG Access Macros	<b>.</b> 58
		8.2.3 Spy-Bi-Wire (SBW) Timing and Control	60
		8.2.4 JTAG Communication Instructions	64
	8.3	Memory Programming Control Sequences	. 70
		8.3.1 Start-Up	. 70
		8.3.2 General Device (CPU) Control Functions	. 73
		8.3.3 Accessing Non-Flash Memory Locations With JTAG	. 82
		8.3.4 Programming the Flash Memory (Using the Onboard Flash Controller)	
		8.3.5 Erasing the Flash Memory (Using the Onboard Flash Controller)	
		8.3.6 Reading From Flash Memory	
		8.3.7 Verifying the Flash Memory	
	8.4	JTAG Access Protection	
		8.4.1 Burning the JTAG Fuse - Function Reference for 1xx/2xx/4xx Families	
		8.4.2 Programming the JTAG Lock Key - Function Reference for 5xx Family	
		8.4.3 Testing for a Successfully Protected Device	
	8.5	JTAG Function Prototypes	
		8.5.1 Low-Level JTAG Functions	
		8.5.2 High-Level JTAG Routines	
	8.6	References	
9		Programming Hardware and Software Implementation	
9	9.1	Implementation History	
	9.2	Implementation Overview	
	9.3	·	107
	9.4	·	100
	9.5		111
	9.6	Hardware Setup	
	5.0	9.6.1 Host Controller	
		9.6.2 Target Connection	
		O.O.E Targot Commodant minimum	1.1.1



### www.ti.com

		9.6.3 Host Controller/Programmer Power Supply	
10	Interi	nal MSP430 JTAG Implementation	
	10.1	TAP Controller State Machine	115
	10.2	MSP430 JTAG Restrictions (Non-Compliance With IEEE Std 1149.1)	115
Α	Errat	a and Revision Information	117
	A.1	Known Issues	117
	Α2	Revisions and Errata from Previous Documents	117



## **List of Figures**


2-1.	Standard RESET Sequence	12
2-2.	BSL Entry Sequence at Shared JTAG Pins	12
2-3.	BSL Entry Sequence at Dedicated JTAG Pins	13
5-1.	Bootstrap Loader Interface Schematic	35
7-1.	Universal BSL Interface PCB Layout, Top	51
7-2.	Universal BSL Interface PCB Layout, Bottom	51
7-3.	Universal BSL Interface Component Placement	52
7-4.	Universal BSL Interface Component Placement	53
8-1.	Spy-Bi-Wire Basic Concept	57
8-2.	Timing Example for IR_SHIFT (0x83) Instruction	58
8-3.	Data Register I/O: DR_SHIFT16 (0x158B) (TDO Output Is 0x55AA)	59
8-4.	Address Register I/O: DR_SHIFT20 (0x12568) (TDO Output Is 0xA55AA)	59
8-5.	SetTCLK	60
8-6.	CIrTCLK	60
8-7.	Timing Diagram (Alternative Timing)	61
8-8.	SBW-to-JTAG Interface Diagram	61
8-9.	Detailed SBW Timing Diagram	62
8-10.	Synchronization of TDI/TCLK During Run-Test/Idle	63
8-11.	JTAG Access Entry Sequences (for Devices Supporting SBW)	71
8-12.	Fuse Check and TAP Controller Reset	72
8-13.	JTAG Entry Sequence for 430Xv2 Devices	<b>7</b> 9
8-14.	Accessing Flash Memory	89
8-15.	Flash Access Code Binary Image Map	90
8-16.	Fuse Blow Timing	97
9-1.	Replicator Application Schematic	112
10-1	TAP Controller State Machine	115



#### www.ti.com

## **List of Tables**

3-1.	Data Frame of BSL Commands	17
3-2.	Recommendations for MSP430F149 ['F449] ( $T_A = 25^{\circ}\text{C}$ , $V_{CC} = 3.0 \text{ V}$ , $f_{max} = 6.7 \text{ MHz}$ )	21
3-3.	Recommendations for MSP430F2131 ( $T_A = 25$ °C, $V_{CC} = 3.0$ V, $f_{max} = 6.7$ MHz)	21
4-1.	UART Protocol Interface	27
4-2.	UART Error Messages	28
4-3.	USB Peripheral Interface	28
4-4.	BSL Core Commands	29
4-5.	BSL Core Responses	32
4-6.	BSL Core Messages	33
5-1.	Serial-Port Signals and Pin Assignments	36
5-2.	RS-232 Levels	36
5-3.	Pin Assignment of Target Connector	37
5-4.	Universal BSL Interface Parts List	38
6-1.	BSL Version 1.10 on 'F13x, 'F14x(1), 'F11x, and 'F11x1	42
6-2.	BSL Version 1.30 on 'F41x, 'F11x, and 'F11x1	43
6-3.	BSL Version 1.40 on 'F12x	44
6-4.	BSL Version 1.60 on 'F11x2, 'F12x2, 'F43x, 'F44x, 'FE42x, 'FW42x, 'FG43x, 'F415, 'F417	45
6-5.	BSL Version 1.61 on 'F16x, 'F161x, 'F42x0, 'F149 rev AA (and later)	46
6-6.	BSL Version 2.02 on 'F21xx, 'F22xx, 'F24x, 'F23x	47
6-7.	BSL Version 2.12/2.13 on 'FG46xx, 'F261x, 'F471xx	48
8-1.	Standard 4-Wire JTAG Signals	56
8-2.	JTAG Signal Implementation Overview	57
8-3.	JTAG Communication Macros	58
8-4.	Memory Access Instructions	64
8-5.	JTAG Control Signal Register for 1xx/2xx/4xx Families	66
8-6.	JTAG Control Signal Register for 5xx Family	68
8-7.	Shared JTAG Device Pin Functions	70
8-8.	Erase/Program Minimum TCLK Clock Cycles	86
8-9.	Flash Memory Parameters (f <sub>FTG</sub> = 450 kHz)	93
8-10.	MSP430 Device JTAG Interface (Shared Pins)	95
8-11.	MSP430 Device Dedicated JTAG Interface	95
8-12.	JTAG Features Across Device Families	103
0 12	MSD420vEvy, CC420, ITAC Footures	104





## Overview of MSP430 Programming

Most MSP430 devices have nonvolatile flash memory that can store data or machine code for execution. This flash can be written using three primary methods: the MSP430 CPU/DMA, JTAG, or the bootstrap loader (BSL).

Due to differences among the device families, flash programming via the CPU or DMA is excluded from this user's guide. Information regarding this can be found in the family-specific user's guide for the device being used.

This user's guide focuses on the programming of MSP430 flash using JTAG and the BSL. The chapter that describes JTAG programming can be applied to all supported MSP430 families. BSL programming on the MSP430 can be broken into two primary methods: using the ROM-based BSL of the 1xx, 2xx, and 4xx families, and using the flash-based BSL of the 5xx family. While each methods has its own protocol and thus separate chapter, the hardware and reset sequences are common across all devices. The chapters that describe reset and hardware can, therefore, be applied to all families of BSL.

The goal of this user's guide is to remain general so as to cover all flash-based MSP430 devices. The specific details of flash properties, timing, and other operating conditions can be found in the device-specific data sheets.

Associated code files and additional information are available from http://www.ti.com/lit/zip/slau265.

The hardware is available at http://www.elprotronic.com/rep430f.html.



## MSP430 Programming Via the Bootstrap Loader

The MSP430 BSL enables users to communicate with embedded memory in the MSP430 microcontroller during the prototyping phase, final production, and in service. Both the programmable memory (flash memory) and the data memory (RAM) can be modified as required. Do not confuse the bootstrap loader with programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP. These programs are often referred to as bootstrap loaders as well.

To use the bootstrap loader, a specific BSL entry sequence must be applied. An added sequence of commands initiates the desired function. A boot-loading session can be exited by continuing operation at a defined user program address or by the reset condition.

If the device is secured by disabling JTAG, it is still possible to use the BSL. Access to the MSP430 memory via the BSL is protected against misuse by a user-defined password.

#### 2.1 Introduction

This bootstrap loader provides a method to program the flash memory during MSP430 project development and updates. It can be activated by a utility that sends commands via the UART protocol. The BSL enables the user to control the activity of the MSP430 and to exchange data using a personal computer or other device.

To avoid accidental overwriting of the BSL code, this code is stored in a secure memory location, either ROM or specially protected flash. To prevent unwanted source readout, any BSL command that directly or indirectly allows data reading is password protected.

To invoke the bootstrap loader, a BSL entry sequence must be applied to dedicated pins. After that, a synchronization character, followed by the data frame of a specific command, initiates the desired function.



### 2.2 Standard RESET and BSL Entry Sequence

#### 2.2.1 MSP430 Devices With Shared JTAG Pins

Applying an appropriate entry sequence on the RST/NMI and TEST pins forces the MSP430 to start program execution at the BSL RESET vector instead of at the RESET vector located at address FFFEh.

If the application interfaces with a computer UART, these two pins may be driven by the  $\overline{DTR}$  and  $\overline{RTS}$  signals of the serial communication port (RS232) after passing level shifters. Detailed descriptions of the hardware and related considerations can be found in Chapter 5. The normal user reset vector at FFFEh is used, if TEST is kept low while  $\overline{RST/NMI}$  rises from low to high (standard method, see Figure 2-1).




Figure 2-1. Standard RESET Sequence

The BSL program execution starts when the TEST pin has received a minimum of two positive transitions and if TEST is high while RST/NMI rises from low to high (BSL entry method, see Figure 2-2). This level/transition triggering improves BSL startup reliability.





Figure 2-2. BSL Entry Sequence at Shared JTAG Pins

The TEST signal is normally used to switch the port pins P1.7 to P1.4 between their application function and the JTAG function. If the second rising edge at the TEST pin is applied while RST/NMI is still low, the TEST signal is kept low internally (application mode).

The BSL is not started via the BSL RESET vector if:

- There are fewer than two positive edges at the TEST pin while RST/NMI is low.
- TEST is low when RST/NMI rises from low to high.
- JTAG has control over the MSP430 resources.
- Supply voltage, V<sub>CC</sub>, drops below its threshold, and a power-on reset (POR) is executed.
- RST/NMI pin is configured for NMI functionality (NMI bit is set).





**UART Protocol** www.ti.com

#### 2.2.2 MSP430 Flash Devices With Dedicated JTAG Pins

Devices with dedicated JTAG pins use the TCK pin instead of the TEST pin.

The BSL program execution starts whenever the TCK pin has received a minimum of two negative transitions and TCK is low while RST/NMI rises from low to high (BSL entry method, see Figure 2-3). This level/transition triggering improves BSL start-up reliability.




Figure 2-3. BSL Entry Sequence at Dedicated JTAG Pins

NOTE: The minimum timing for this sequence must be within the limits specified for the corresponding pin in the data sheet.

The BSL is not started via the BSL RESET vector if

- There are fewer than two negative edges at TCK pin while RST/NMI is low.
- TCK is high if RST/NMI rises from low to high.
- JTAG has control over the MSP430 resources.
- Supply voltage, V<sub>CC</sub>, drops below its threshold, and a power-on reset (POR) is executed.
- RST/NMI pin is configured for NMI functionality (NMI bit is set).

#### 2.2.3 Devices With USB

Devices with USB are invoked when either of the following two conditions are met:

- The device is powered up by USB and the reset vector is blank
- The device powers up with the PUR pin tied to V<sub>USB</sub>

#### 2.3 **UART Protocol**

The UART protocol applied here is defined as:

- Baud rate is fixed to 9600 baud in half duplex mode (one sender at a time).
- Start bit, 8 data bits (LSB first), an even parity bit, 1 stop bit.
- Handshake is performed by an acknowledge character.
- Minimum time delay before sending new characters after characters have been received from the MSP430 BSL: 1.2 ms

NOTE: Applying baud rates other than 9600 baud at initialization results in communication problems or violates the flash memory write timing specification. The flash memory may be extensively stressed or may react with unreliable program/erase operations.

#### 2.4 USB Protocol

The USB protocol applied here is defined as:

- HID protocol with one input endpoint and one output endpoint. Each endpoint has a length of 64 bytes.
- VID: 0x2047
- PID: 0x0200



## ROM-Based Bootstrap Loader Protocol

#### 3.1 Synchronization Sequence

Before sending any command to the BSL, a synchronization character (SYNC) with its value of 80h must be sent to the BSL. This character is necessary to calculate all the essential internal parameters, which maintain UART and flash memory program/erase timings. It provides the BSL system time reference. Once this is received, an acknowledge DATA\_ACK = 90h is sent back by the BSL to confirm successful reception.

This sequence must be done before every command that is sent to the BSL.	

NOTE: The synchronization character is not part of the Data Frame described later.

#### 3.2 Commands

Two categories of commands are available: commands that require a password and commands that do not require a password. The password protection safeguards every command that potentially allows direct or indirect data access.

#### 3.2.1 Unprotected Commands

- Receive password
- Mass erase (erase entire flash memory, main as well as information memory)
- Transmit BSL version (V1.50 or higher or in loadable BL\_150S\_14x.txt but not 2.x BSLs)
- Change baud rate (V1.60 or V1.61 or V2.0x or in loadable BL 150S 14x.txt)

#### 3.2.2 Password Protected Commands

- Receive data block to program flash memory, RAM, or peripherals
- Transmit data block
- Erase segment
- Erase check (Present in V1.60 or higher or in loadable BL\_150S\_14x.txt)
- Set Memory Offset (Present in V2.12 or higher)
- · Load program counter and start user program
- Change baud rate (BSL versions lower than V1.60 and higher than 2.10)



Programming Flow www.ti.com

#### 3.3 **Programming Flow**

The write access (RX data block command) to the flash memory/RAM or peripheral modules area is executed online. That means a data byte/word is processed immediately after receipt and the write cycle is finished before a following byte/word has completely arrived. Therefore, the entire write time is determined by the baud rate, and no buffering mechanism is necessary.

Data sections located below the flash memory area address are assumed to be loaded into the RAM or peripheral module area and, thus, no specific flash control bits are affected.

NOTE: When losing control over the UART protocol, either by line faults or by violating the data frame conventions, the only way to recover is to rerun the BSL entry sequence to initiate another BSL session.



www.ti.com Data Frame

#### 3.4 Data Frame

To ensure high data security during the data transmission, a data frame protocol called serial standard protocol (SSP) is used. The BSL is considered the receiver in Table 3-1.

#### 3.4.1 Data-Stream Structure

- The first eight bytes (HDR through LH) are mandatory (xx represents dummy data).
- Data bytes D1 to Dn are optional.
- Two bytes (CKL and CKH) for checksum are mandatory.
- Acknowledge done by the BSL is mandatory, except with the TX data block and TX BSL version commands.

Table 3-1. Data Frame of BSL Commands (1) (2) (3) (4) (5) (6)

Received BSL Command	HDR	CMD	L1	L2	AL	АН	LL	LH	D1	D2Dn	CKL	СКН	ACK
RX data block	80	12	n	n	AL	АН	n-4	0	D1	D2 Dn-4	CKL	CKH	ACK
RX password	80	10	24	24	XX	xx	XX	XX	D1	D2 D20	CKL	CKH	ACK
Erase segment	80	16	04	04	AL	AH	02	A5	-		CKL	CKH	ACK
Erase main or info	80	16	04	04	AL	АН	04	A5	-		CKL	CKH	ACK
Mass erase	80	18	04	04	XX	xx	06	A5	-		CKL	CKH	ACK
Erase check	80	1C	04	04	AL	AH	LL	LH	-		CKL	CKH	ACK
Change baud rate	80	20	04	04	D1	D2	D3	XX	-		CKL	CKH	ACK
Set mem offset	80	21	04	04	XX	xx	AL	AH	-		CKL	CKH	ACK
Load PC	80	1A	04	04	AL	AH	XX	XX	-		CKL	CKH	ACK
TX data block	80	14	04	04	AL	AH	n	0	-		CKL	CKH	-
BSL responds	80	XX	n	n	D1	D2				Dn	CKL	CKH	-
TX BSL version	80	1E	04	04	XX	XX	XX	XX	-		CKL	CKH	-
BSL responds	80	XX	10	10	D1	D2				D10	CKL	CKH	_

<sup>(1)</sup> All numbers are bytes in hexadecimal notation.

HDR: Header. Any value between 80h and 8Fh (normally 80h).

CMD: Command identification

 ${f L1},\,{f L2}$ : Number of bytes consisting of AL through Dn. Restrictions: L1 = L2, L1 < 255, L1 even

AL, AH: Block start address or erase (check) address or jump address LO/HI byte

LL, LH: Number of pure data bytes (250 max) or erase information LO/HI byte or block length of erase check (FFFFh max)

D1 ... Dn: Data bytes

CKL, CKH: 16-bit checksum LO/HI byte

xx: Can be any data

--: No character (data byte) received/transmitted

**ACK**: The acknowledge character returned by the BSL. Can be either DATA\_ACK = 90h: Frame was received correctly, command was executed successfully, or DATA\_NAK = A0h: Frame not valid (e.g., wrong checksum, L1 ≠ L2), command is not defined, is not allowed, or was executed unsuccessfully.

n: Number of bytes consisting of AL through Dn

<sup>(2)</sup> ACK is sent back by the BSL.

<sup>(3)</sup> The synchronization sequence is not part of the data frame.

<sup>(4)</sup> The erase check and TX BSL version commands are members of the standard command set in BSLs V1.50 or higher but excluding 2.x BSLs.

<sup>(5)</sup> The change baud rate command is not a member of the standard command set (V1.60 or higher or in loadable BL\_150S\_14x.txt).

<sup>(6)</sup> Abbreviations



#### 3.4.2 Checksum

The 16-bit (2 bytes) checksum is calculated over all received/transmitted bytes B1 ... Bn in the data frame, except the checksum bytes themselves, by XORing words (2 successive bytes) and inverting the result.

This means that B1 is always the HDR byte and Bn is the last data byte just before the CKL byte.

#### **Formula**

```
CHECKSUM = INV [ (B1 + 256 x B2) XOR (B3 + 256 x B4) XOR ... XOR (Bn-1 + 256 x Bn) ]
CKL = INV [ B1 XOR B3 XOR ... XOR Bn-1 ]
CKH = INV B2 XOR B4 XOR ... XOR Bn
```

### 3.4.3 Example Sequence

The following example shows a request to read the memory of the MSP430 from location 0x0F00. All values shown below are represented in hexadecimal format.

TO BSL:

(Synchronization character sent to the BSL)

FROM BSL: 90

(Acknowledge from BSL)

80 14 04 04 F0 0F 0E 00 85 E0 TO BSL:

(Send Command to read memory from 0x0F00, length 0x000E)

FROM BSL: 80 00 0E 0E F2 13 40 40 00 00 00 00 00 02 01 01 01 C0 A2

(Returned values from BSL)

#### 3.4.4 Commands – Detailed Description

See Table 3-1.

#### 3.4.4.1 General

Besides the header byte HDR (80h) and the command identification CMD, the frame length bytes L1 and L2 (which must be equal) hold the number of bytes following L2, excluding the checksum bytes CKL and CKH.

Bytes AL, AH, LL, LH, D1...Dn are command-specific. However, the checksum bytes CKL (low byte) and CKH (high byte) are mandatory.

If the data frame has been received correctly and the command execution was successful, an acknowledge character DATA ACK = 90h is sent back by the BSL. Incorrectly received data frames, unsuccessful operations, and commands that are locked or not defined are confirmed with a DATA NAK = A0h.

NOTE: BSL versions lower than V1.30 support only byte-access operations. Therefore, the peripheral module addresses at 0100h to 01FFh cannot be accessed correctly, because they are word-oriented. From version V1.30 and up, addresses 0000h to 00FFh are accessed in byte mode; all others are accessed in word mode.

#### 3.4.4.2 RX Data Block

The receive data block command is used for any write access to the flash memory/RAM or peripheral module control registers at 0000h to 01FFh. It is password protected.

The 16-bit even-numbered block start address is defined in AL (low byte) and AH (high byte). The 16-bit even-numbered block length is defined in LL (low byte) and LH (high byte). Because pure data bytes are limited to a maximum of 250, LH is always 0.



The following data bytes are succeeded by the checksum bytes CKL (low byte) and CKH (high byte). If the receipt and programming of the appropriate data block was successful, an acknowledge character DATA ACK is sent back by the BSL. Otherwise, the BSL confirms with a DATA NAK.

NOTE: BSL versions V1.40 and higher support online verification inside the MSP430 for addresses 0200h to FFFFh, which reduces programming/verification time to 50%. Online verification means that the data is immediately verified with the data that is written into the flash without transmitting it again. In case of an error, the loadable bootstrap loader BL 150S 14x.txt additionally stores the first incorrectly written location address+3 into the error address buffer in the RAM at address 0200h (021Eh for F14x devices).

#### 3.4.4.3 RX Password

The receive password command is used to unlock the password-protected commands, which perform reading, writing, or segment-erasing memory access. It is not password protected.

Neither start address nor block length information is necessary, because the 32-byte password is always located at addresses FFE0h to FFFFh. Data bytes D1 to D20h hold the password information starting with D1 at address FFE0h.

If the receipt and verification of the password is correct, a positive acknowledge DATA\_ACK is sent back by the BSL, and the password-protected commands become unlocked. Otherwise the BSL confirms with a DATA NAK.

Once the protected commands become unlocked, they remain unlocked until another BSL entry is initiated.

#### 3.4.4.4 Mass Erase

The mass erase command erases the entire flash memory area (main memory plus information memory, see corresponding data sheet). It is not password protected.

All parameters shown in Table 3-1 are mandatory. After erasing, an acknowledge character DATA\_ACK is sent back by the BSL.

Mass erase initializes the password area to 32 times 0FFh.

**NOTE:** BSL versions V2.01 and higher support automatic clearing of the LOCKA bit protecting information flash memory. When the BSL is entered from a reset condition, LOCKA is cleared by the BSL to mass erase the flash, including information memory. When the BSL is entered in-application, user software should take care that LOCKA is written as 1 prior to initiating the BSL. Otherwise, information flash will not be erased during a BSL mass erase.

#### 3.4.4.5 Erase Segment

The erase segment command erases specific flash memory segments. It is password protected.

The address bytes AL (low byte) and AH (high byte) select the appropriate segment. Any even-numbered address within the segment to be erased is valid. After segment erasing, an acknowledge character DATA\_ACK is sent back by the BSL (V1.40 or lower).

BSL versions V1.60 or higher perform a subsequent erase check of the corresponding segment and respond with a DATA NAK if the erasure was not successful. In this case, the first non-erased location address + 1 is stored in the error address buffer in the RAM at address 0200h (021Eh for F14x devices). In this version, a problem occurs if only one of the information memory segments is erased. In this case, an error is reported, because an automatic erase check over the whole information memory is performed. As a solution, either erase the whole information memory or do a separate erase check after the erase, even if the erase reported an error.

Erase segment 0 clears the password area and, therefore, the remaining password is 32 times 0FFh.



When applying LL = 0x04 and LH = 0xA5, a mass erasure of only the main memory is performed. Indeed, this command must be executed a minimum of 12 times to achieve a total erasure time of >200 ms. No subsequent erase check of the entire main memory is done. Use the erase check command additionally. Check the device data sheet for more information on the cumulative (mass) erase time that must be met and the number of erase cycles required.

#### 3.4.4.6 Erase Main or Info

The erase main or info command erases specific flash memory section. It is password protected.

The address bytes AL (low byte) and AH (high byte) select the appropriate section of flash (Main or INFO). Any even-numbered address within the section to be erased is valid.

#### 3.4.4.7 Erase Check

The erase check command verifies the erasure of flash memory within a certain address range. It is password protected.

The 16-bit block start address is defined in AL (low byte) and AH (high byte). The 16-bit block length is defined in LL (low byte) and LH (high byte). Both can be either even or odd numbered to allow odd boundary checking.

If the erase check of the appropriate data block was successful (all bytes contain 0FFh), an acknowledge character DATA ACK is sent back by the BSL. Otherwise, the BSL confirms with a DATA NAK and the first non-erased location address + 1 is stored in the error address buffer at address 0200h (021Eh for F14x devices).

NOTE: This command is not a member of the standard command set. It is implemented in BSL version V1.60 and higher or in the loadable bootstrap loader BL\_150S\_14x.txt.

#### 3.4.4.8 Change Baud Rate

The change baud rate command offers the capability of transmissions at higher baud rates than the default 9600 baud. With faster data transition, shorter programming cycles can be achieved, which is especially important with large flash memory devices. This command is not password protected.

Three control bytes (D1 to D3) determine the selected baud rate. D1 and D2 set the processor frequency  $(f \ge f_{min})$ , D3 indirectly sets the flash timing generator frequency  $(f_{FTGmin} \le f_{FTG} \le f_{FTGmax})$ . In detail:

D1: F1xx: Basic clock module control register DCOCTL (DCO.2 to DCO.0)

F2xx: Basic clock module control register DCOCTL (DCO.2 to DCO.0)

F4xx: FLL+ system clock control register SCFI0 (D, FN 8 to FN 2)

D2: F1xx: basic clock module control register BCSCTL1 (XT2Off, Rsel.2 to Rsel.0)

F2xx: basic clock module control register BCSCTL1 (XT2Off, Rsel.2 to Rsel.0)

F4xx: FLL+ system clock control register SCFI1 (N<sub>DCO</sub>)

D3 0: 9600 Baud

1: 19200 Baud

2: 38400 Baud

After receiving the data frame, an acknowledge character DATA ACK is sent back, and the BSL becomes prepared for the selected baud rate. It is recommended for the BSL communication program to wait approximately 10 ms between baud rate alteration and succeeding data transmission to give the BSL clock system time for stabilization.

NOTE: The highest achievable baud rate depends on various system and environment parameters like supply voltage, temperature range, and minimum/maximum processor frequency. See the corresponding device specification/data sheet.



NOTE: This command is implemented on BSL versions V1.60 or higher or available in the loadable bootstrap loader BL\_150S\_14x.txt.

Table 3-2. Recommendations for MSP430F149 ['F449](1)  $(T_A = 25^{\circ}C, V_{CC} = 3.0 \text{ V}, f_{max} = 6.7 \text{ MHz})$ 

BAUD RATE (Baud)	PROCESSOR FREQUENCY, f <sub>min</sub> (MHz) (2)	D1 DCOCTL [SCFI0] <sup>(3)</sup>	D2 BCSCTL1 [SCFI1] <sup>(3)</sup>	D3 <sup>(3)</sup>	PROGRAM/VERIFY 60 Kbytes (sec) <sup>(4)</sup>
9600 (init)	1.05	0x80 [00]	0x85 [98]	00 [00]	78 + 3.7 [0.0]
19200	2.1	0xE0 [00]	0x86 [B0]	01 [01]	39 + 3.7 [2.4]
38400	4.2	0xE0 [00]	0x87 [C8]	02 [02]	20 + 3.7 [2.4]

Values in brackets [] are related to MSP430F449.

### Table 3-3. Recommendations for MSP430F2131(1) $(T_A = 25^{\circ}C, V_{CC} = 3.0 \text{ V}, f_{max} = 6.7 \text{ MHz})$

BAUD RATE (Baud)	PROCESSOR FREQUENCY, f <sub>min</sub> (MHz) (2)	D1 DCOCTL [SCFI0] <sup>(3)</sup>	D2 BCSCTL1 [SCFI1] <sup>(3)</sup>	D3 <sup>(3)</sup>	PROGRAM/VERIFY 60 Kbytes (sec)
9600 (init)	1.05	0x80	0x85	00	78
19200	2.1	0x00	0x8B	01	39
38400	4.2	0x80	0x8C	02	20

Values in brackets [] are related to MSP430F449.

#### **Set Memory Offset**

An offset for the memory pointer can be set for devices that have more than 64K of memory, specifically MSP430X architecture devices. The value for the memory offset is used as the memory pointer's upper

MemoryAddress = OffsetValue << 16 + ActualAddress

**NOTE:** This command is implemented on BSL versions V2.12 and higher.

The minimum processor frequency is lower than in the standard ROM BSL (see Section 3.9.3, Initialization Status).

D1 to D3 are bytes in hexadecimal notation.

Additional 3.7 [2.4] seconds result from loading, verifying, and launching the loadable BSL.

The minimum processor frequency is lower than in the standard ROM BSL (see Section 3.9.3, Initialization Status).

D1 to D3 are bytes in hexadecimal notation.



Loadable BSL www.ti.com

#### 3.4.4.10 Load PC

The load program counter command directs the program counter (register R0) to any location within the entire address range. It is password protected.

After receiving the data frame, an acknowledge character (DATA\_ACK) is sent back by the BSL. Then the selected address is moved into the program counter. The program flow continues operation there, and the BSL session is terminated.

Be aware that the password protection is not active at this time.

#### 3.4.4.11 TX Data Block

The transmit data block command is used for any read access to the flash memory/RAM or peripheral module control registers at 0000h to 01FFh. It is password protected.

The 16-bit block start address is defined in AL (low byte) and AH (high byte). The 16-bit block length is defined in LL (low byte) and LH (high byte). Because pure data bytes are limited to a maximum of 250, LH is always 0. The checksum bytes CKL (low byte) and CKH (high byte) immediately follow this information.

Now the BSL responds with the requested data block. After transmitting HDR, dummy CMD, L1 and L2, The BSL sends data bytes D1 through Dn, followed by the checksum bytes CKL (low byte) and CKH (high byte). No acknowledge character is necessary.

#### 3.4.4.12 TX BSL Version

The transmit BSL version command gives the user information about chip identification and bootstrap loader software version. It is not password protected.

The values for AL, AH, LL, and LH can be any data, but must be transmitted to meet the protocol requirements. The checksum bytes CKL (low byte) and CKH (high byte) follow this information.

After that, the BSL responds with a 16-byte data block. After transmitting HDR, dummy CMD, L1 and L2, the BSL sends data bytes D1 through D16 (decimal), followed by the checksum bytes CKL (low byte) and CKH (high byte). No acknowledge character is necessary.

D1, D2 and D11, D12 (decimal) hold the specific information:

- D1: Device family type (high byte)
- D2: Device family type (low byte)
- D11: BSL version (high byte)
- D12: BSL version (low byte) The remaining 12 bytes are for internal use only.

#### 3.5 Loadable BSL

For upgrading the BSL functionality, sometimes it is suitable to load a higher version of BSL into the RAM of a device and apply the latest innovations. To do so, use the following BSL commands:

- RX password (unlock password protection for following commands)
- RX data block (code of loadable BSL, code section address ≥ 220h)
- TX data block (for verification)
- RX data block (get start address from first code section address)
- Load program counter PC (with start address of loadable BSL)
- Wait at least 5 ms until the new loaded BSL has executed the initialized routine
- RX password (unlock password protection for loaded BSL)
- Perform any command (with loaded BSL)



www.ti.com Exiting the BSL

The following loadable BSLs are available:

BL\_150S\_14x.txt is a complete BSL for the F14x/F13x family with BSL version 1.10. All features of BSL version V1.60 are supported. Because its code size is bigger than 1 Kbyte, it can be used only in 'F1x8 and 'F1x9 devices. The error address buffer address for "RX Block", "Erase Segment", and "Erase Check" commands is 021Eh. BL\_150S\_14x.txt could also be used as a replacement for PATCH.txt.

• BS\_150S\_14x.txt is a small BSL with reduced command set for the F14x/F13x family with BSL version 1.10. Because its code size is smaller than 512B, it can be used in 'F1x4 up to 'F1x9 devices. The following commands of BSL version V1.60 are supported: Change Baud Rate, RX Block (with online verification), Erase Check, and Load PC. If a TX Block command (redirected to ROM BSL) is needed (e.g., for transmitting error address or standalone Verify), the RAM BSL must be invoked again via the Load PC command. The error address buffer address for RX Block and Erase Check commands is 021Eh. BS\_150S\_14x.txt could also be used as a partial replacement for PATCH.txt. Note that no password is required, as the RX password command is stripped!

For more information on downloading a different bootstrap loader, see *Application of Bootstrap Loader in MSP430 With Flash Hardware and Software Proposal* (SLAU265).

Third-party software normally uses loadable BSLs to perform most functions, like online verification, and to improve speed for appropriate devices.

### 3.6 Exiting the BSL

To exit the BSL mode, two possibilities are provided:

- The microcontroller continues operation at a defined program address invoked by the load program counter command. Be aware of that the password protection is not active at this time. In this case, the user application should ensure that the flash is locked, as this is not done by the BSL. Leaving the BSL unlocked increases the risk of erroneously modifying the flash do to system or software errors. On '2xx devices, the correct setting of the LOCKA bit should also be checked.
- Applying the standard RESET sequence (see Figure 2-1) forces the MSP430 to start with the user reset vector at address 0FFFEh.

#### 3.7 Password Protection

The password protection prohibits every command that potentially allows direct or indirect data access. Only the unprotected commands like mass erase and RX password (optionally, TX BSL version and change baud rate) can be performed without prior receipt of the correct password after BSL entry.

Applying the RX password command for receiving the correct password unlocks the remaining commands.

Once it is unlocked, it remains unlocked until initiating another BSL entry.

The password itself consists of the 16 interrupt vectors located at addresses FFE0h to FFFFh (256 bits), starting with the first byte at address FFE0h. After mass erase and with unprogrammed devices, all password bits are logical high (1).

BSL versions 2.00 and higher have enhanced security features. These features are controlled by the flash data word located beneath the interrupt vector table addresses (e.g., for the MSP430F2131, address 0xFFDE). If this word contains:

- 0x0000: The flash memory will not be erased if an incorrect BSL password has been received by the target.
- 0xAA55: The BSL is disabled. This means that the BSL will not be started with the default initialization sequence shown in Section 2.2.
- All other values: If an incorrect password is transmitted, the entire flash memory address space will be erased automatically.



Code Protection Fuse www.ti.com

NOTE: The user must take care of password update after modifying the interrupt vectors and initiating another BSL session. It is also strongly recommended to initialize unused interrupt vectors to increase data security.

#### **Code Protection Fuse** 3.8

Once the JTAG fuse (code protection fuse) is blown, no further access to the JTAG/test feature is possible. The only way to get any memory read/write access is via the bootstrap loader by applying the correct password.

However, it is not possible for the BSL to blow the JTAG fuse. If fuse blowing is needed, use JTAG programming techniques.

#### **BSL Internal Settings and Resources** 3.9

The following paragraphs describe BSL internal settings and resources. Because the same device may have implemented different BSL versions, it is very important for the BSL communication program to know the settings and resources. Resources could be either device dependent (e.g., RX/TX pins) or BSL-version dependent (e.g., byte/word access). The following paragraphs describe the possible variations.

#### 3.9.1 Chip Identification and BSL Version

The upper 16 bytes of the boot-ROM (0FF0h to 0FFFh) hold information about the device and BSL version number in BCD representation. This is common for all devices and BSL versions:

- 0FF0h to 0FF1h: Chip identification (e.g., F413h for an 'F41x device).
- 0FFAh to 0FFBh: BSL version number (e.g., 0130h for BSL version V1.30).

Please see the MSP430 device/BSL version assignment in Chapter 6.

#### 3.9.2 Vectors to Call the BSL Externally

The entry part of the boot ROM holds the calling vectors for BSL access by program:

- 0C00h: Vector for cold-start (mnemonic: BR &0C00h)
- 0C02h: Vector for warm-start (mnemonic: BR &0C02h). V1.30 or higher.
- 0C04h: Vector(s) for future use. This table is expandable.

NOTE: A warm-start does not modify the stack pointer.



#### 3.9.3 Initialization Status

When activating the BSL, the following settings take effect:

- Stop Watchdog Timer
- Disable all interrupts (GIE = 0)
- V1.10

The stack pointer is not modified, except when it points to an excluded memory area. If so, it is initialized to 021Ah.

V1.30 or higher

The stack pointer is not modified if the BSL is called by program via the warm-start vector. It is initialized to 0220h if the BSL starts via the BSL RESET sequence or is called by program via the cold-start vector.

F1xx

Determine basic clock module so that minimum frequency is 1.5 MHz:

BCSCTL1 = 85h (RSEL = 5, XT2Off = 1)

DCOCTL = 80h (DCO = 4, MOD = 0)

BCSCTL2 = 00h only at cold-start

SR: SCG1 = 00h (SMCLK on) only at cold-start

F2xx

Determine basic clock module so that minimum frequency is 1.5 MHz:

BCSCTL1 = 88h (RSEL = 8, XT2Off = 1)

DCOCTL = 80h (DCO = 4, MOD = 0)

BCSCTL2 = 00h only at cold-start

SR: SCG1 = 00h (SMCLK on) only at cold-start

F4xx

Determine FLL oscillator/system clock so that minimum frequency is 1.5 MHz:

 $SCFI0 = 00h (D = 0, FN_x = 0)$ 

 $SCFI1 = 98h (N_DCO)$ 

SCFQCTL: (M = 0)

SR: SCG0 = 1 (FLL loop control off)

FLL\_CTL1 = 00h only at cold-start

SW-UART: Timer\_A operates in continuous mode with MCLK source (Div = 1)

CCR0 used for compare

CCTL0 used for polling of CCIFG0

- TX pin is set to output HI for RS232 idle state
- RX pin is set to input
- Password-protected commands are locked (only at cold-start)

After system initialization, the BSL is ready for operation and waits for the first synchronization sequence (SS) followed by a data frame containing the first BSL command.



#### 3.9.4 Memory Allocation and Resources

- The BSL program code is located in the boot-ROM area 0C00h to 0FEFh.
- Addresses 0FF0h to 0FFFh hold the device identification.
- The BSL variables occupy the RAM area
  - 0200h to 0213h (V1.10)
  - 0200h to 0219h (V1.30 or higher)
- The BSL stack occupies the RAM area
  - 0214h to 0219h (V1.10)
  - 021Ah to 021Fh (V1.30 or higher, only at cold-start)
- · The working registers used are:
  - R5 to R9 (V1.30 or lower) or
  - R5 to R10 (V1.40) or
  - R5 to R11 (V1.60) or
  - R5 to R14 (V2.00 or higher)

Their contents are not buffered.

- F1xx/F2xx:
  - The basic clock module registers used are:
    - DCOCTL at address 056h
    - BCSCTL1 at address 057h
- F4xx:
  - The FLL oscillator/system clock registers used are:
    - SCFI0 at address 050h
    - SCFI1 at address 051h
    - SCFQCTL at address 052h
  - The Timer\_A control registers used are:
    - TACTL at address 0160h
    - CCTL0 at address 0162h
    - TAR at address 0170h
    - CCR0 at address 0172h
  - The flash control registers used are:
    - FCTL1 at address 0128h
    - FCTL2 at address 012Ah
    - FCTL3 at address 012Ch
- No interrupt service is affected.



## Flash-Based Bootstrap Loader Protocol

#### 4.1 **BSL Data Packet**

The BSL data packet has a layered structure. The BSL core command contains the actual command data to be processed by the BSL. In addition the standard BSL commands, there can be wrapper data before and after each core command known as the peripheral interface code (PI Code). This wrapper data is information that is specific to the peripheral and protocol being used, and it contains information that allows for correct transmission of the BSL core command. Taken together, the wrapper and core command constitute a BSL data packet.

PI Code BSL Core Command PI Code
----------------------------------

#### **UART Peripheral Interface (PI)**

#### 4.2.1 Wrapper

The default BSL430 programmed in each non-USB MSP430F5xx device communicates using a UART peripheral interface (PI). The UART protocol interface has the format shown in Table 4-1. All numbers are in hexadecimal format.

Table 4-1. UART Protocol Interface

Header	Length	Length	BSL Core Command	CKL	СКН	ACK
0x80	NL	NH	See Table 4-4	CKL	СКН	(ACK) from BSL

#### 4.2.2 Abbreviations

CKL. CKH

CRC checksum high and low bytes. The checksum is computed on bytes in BSL core command section only. The CRC is computed using the MSP430F5xx CRC module specification (see the CRC chapter of the MSP430x5xx User's Guide (SLAU208) for implementation details).

NL. NH

Number of bytes in BSL core data packet, broken into high and low bytes.

ACK

Sent by the BSL after the packet is received to acknowledge receiving the data correctly. This does not imply the BSL core data is a correct command or that it was executed correctly. ACK signifies only that the packet was formatted as expected and had a correct checksum.

NOTE: If the PI encounters an error at any stage of receiving the packet, it immediately responds with the appropriate error message.

USB Peripheral Interface www.ti.com

#### 4.2.3 Messages

The peripheral interface section of the BSL430 software parses the wrapper section of the BSL data packet. If there are errors with the data transmission, an error message is sent immediately. An ACK is sent after all data has been successfully received and does not mean that the command has been correctly executed (or even that the command was valid) but, rather, that the data packet was formatted correctly and passed on to the BSL core software for interpretation.

Table 4-2. UART Error Messages

Data	Meaning
0x00	ACK
0x51	Header incorrect. The packet did not begin with the required 0x80 value.
0x52	Checksum incorrect. The packet did not have the correct checksum value.
0x53	Packet size zero. The size for the BSL core command was given as 0.
0x54	Packet size exceeds buffer. The packet size given is too big for the RX buffer.
0x55	Unknown error
0x56	Unknown baud rate. The supplied data for baud rate change is not a known value.

#### 4.2.4 Interface Specific Commands

The Timer UART protocol interface also accepts the following command when it is transmitted as BSL core data.

BSL Command	CMD	AL	AM	AH	Data
Change baud rate	0x52				D1

#### 4.2.4.1 Change Baud Rate

This command changes the baud rate for all subsequently received data packets. The command is acknowledged with either a single ACK or error byte. No subsequent message packets can be expected.

### 4.3 USB Peripheral Interface

0x06: 115200

### 4.3.1 Wrapper

The Peripheral Interface for the USB Bootstrap loader has the following wrapper format. There are no interface specific commands or replies for the USB BSL. The only variable byte, NL, should describe the number of bytes contained in the BSL Core Command packet.

Table 4-3. USB Peripheral Interface

Header	Length	BSL Core Command
0x3F	NL	See Table 4-4



#### 4.3.2 Hardware Requirements

The USB Peripheral Interface requires the use of a high frequency oscillator on XT2. For the BSL to function properly, the oscillator can be 24 MHz, 12 MHz, 8 MHz, or 4 MHz.

#### 4.4 BSL Core Command Structure

The BSL core command is transmitted in the format shown in Table 4-4. All numbers are in hexadecimal format.

**NOTE:** See Section 6.1 for using the following commands with the BSL in the MSP430F5438 (non-A version).

#### **Table 4-4. BSL Core Commands**

BSL Command	CMD	AL	AM	AH	Data
RX Data Block	0x10	(AL)	(AM)	(AH)	D1 Dn
RX Data Block Fast	0x1B	(AL)	(AM)	(AH)	D1 Dn
RX Password	0x11				D1 D33
Erase Segment	0x12	(AL)	(AM)	(AH)	
Unlock/Lock Info	0x13				
Reserved	0x14				
Mass Erase	0x15				
CRC Check	0x16	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)
Load PC	0x17	(AL)	(AM)	(AH)	
TX Data Block	0x18	(AL)	(AM)	(AH)	Length (low byte), Length (high byte)
TX BSL Version	0x19				
TX Buffer Size	0x1A				

#### 4.4.1 Abbreviations

--

No data required. No delay should be given, and any subsequently required data should be sent as the immediate next byte.

AL, AM, AH

Address bytes. The low, middle, and upper bytes, respectively, of an address.

D1 ... Dn

Data bytes 1 through n (Note: n must be 4 less than the BSL buffer size.)

#### Lenath

A byte containing a value from 1 to 255 describing the number of bytes to be transmitted or used in a CRC. In the case of multiple length bytes, they are combined together as described to form a larger value describing the number of required bytes.



### 4.4.2 Command Descriptions

#### **RX Data Block**

The BSL core writes bytes D1 through Dn starting from the location specified in the address fields.

#### **RX Data Block Fast**

This command is identical to RX Data Block, except there is no reply indicating the data was correctly programmed. It is used primarily to speed up USB programming.

#### RX Password

The BSL core receives the password contained in the packet and unlocks the BSL protected commands if the password matches the top 16 words in the BSL interrupt vector table (located between addresses 0xFFE0 and 0xFFFF). When an incorrect password is given, a mass erase is initiated. This means all code flash is erased, but not Information Memory.

#### **Erase Segment**

The flash segment containing the given address is subjected to an erase.

#### Unlock/Lock Info

This command causes the INFO\_A lock to toggle to either protect or lock the INFO\_A segment. See the MSP430x5xx User's Guide (SLAU208) for more detail on this lock. This command must be sent before an erase segment command for INFO\_A but is not required before a mass erase.

#### Erase Block

The flash block containing the given address is subjected to an erase.

#### Mass Erase

All code Flash in the MSP430 is erased. This function does not erase Info Memory.

#### **CRC Check**

The MSP430 performs a 16-bit CRC check using the CCITT standard. The address given is the first byte of the CRC check. Two bytes are used for the length.

NOTE: A mathematical limitation of the 16-bit CCITT CRC is that if the number of bytes being processed is greater than 32768, it is possible that a single-bit flip is not reflected in the CRC. For this reason, the CRC check command is limited to a 15-bit length by masking the supplied length parameter with 0x7FFF.

#### Load PC

Causes the BSL to begin execution at the given address using a CALLA instruction

BSL transmits its version information (see Section 4.6.3 for more details).

#### TX Buffer Size

The BSL transmits a value that represents the number of bytes available in its data buffer for sending or receiving BSL core data packets.



www.ti.com BSL Security

#### 4.5 BSL Security

#### 4.5.1 Protected Commands

To protect data within the device, most core commands are protected. A protected command is successfully complete only after the device has been unlocked by sending the RX Password command with the correct password. In addition, commands specific to the peripheral interface are not protected.

#### **Unprotected Commands**

RX Password Mass Erase

## **Password Protected Commands**

RX Data Block to Address (flash or RAM)

TX BSL Version

TX Data Block

**Erase Segment** 

Erase Bank

Set Program Counter

Toggle INFO\_A Lock

**Erase Main** 

**CRC Check** 

#### 4.5.2 RAM Erase

At startup, the BSL will perform a RAM erase, writing a constant word to certain RAM locations in a device. Usually these is the smallest shared RAM addresses within a family. Please see "Differences Between Devices and Bootstrap Loader Versions" for device specific information.



BSL Core Responses www.ti.com

#### 4.6 BSL Core Responses

The BSL core responses are always wrapped in a peripheral interface wrapper with the identical format to that of received commands. The BSL core can respond in the format shown in Table 4-5. All numbers are in hexadecimal format.

**Table 4-5. BSL Core Responses** 

BSL Response	CMD	Data
Data Block	0x3A	D1 Dn
BSL Version	0x3A	D1 D4
CRC Value	0x3A	DL, DH
Buffer Size	0x3A	NL, NH
Message	0x3B	MSG

#### 4.6.1 Abbreviations

#### CMD

A required field used to distinguish between a message from the BSL and a data transmission from the BSL.

#### MSG

A byte containing a response from the BSL core describing the result of the requested action. This can either be an error code or an acknowledgment of a successful operation. It should be noted, in cases where the BSL is required to respond with data (for example, memory, version, CRC, or buffer size), no successful operation reply occurs, and the BSL core immediately sends the data.

#### D1, Dx

Data bytes containing the requested data.

#### DL, DH

Data low and high bytes, respectively, of a requested 16-bit CRC value.

#### NL, NH

Data bytes describing the length of the buffer size in bytes. To manage sizes above 255, the size is broken up into a low byte and a high byte.



www.ti.com BSL Core Responses

### 4.6.2 BSL Core Messages

Table 4-6 describes the BSL core messages.

#### Table 4-6. BSL Core Messages

MSG	Meaning
0x00	Operation Successful
0x01	Flash Write Check Failed. After programming, a CRC is run on the programmed data. If the CRC does not match the expected result, this error is returned.
0x02	Flash Fail Bit Set. An operation set the FAIL bit in the flash controller (see the MSP430x5xx User's Guide (SLAU208) for more details on the flash fail bit).
0x03	Voltage Change During Program. The VPE was set during the requested write operation (see the <i>MSP430x5xx User's Guide</i> (SLAU208) for more details on the VPE bit).
0x04	BSL Locked. The correct password has not yet been supplied to unlock the BSL.
0x05	BSL Password Error. An incorrect password was supplied to the BSL when attempting an unlock.
0x06	Byte Write Forbidden. This error is returned when a byte write is attempted in a flash area.
0x07	Unknown Command. The command given to the BSL was not recognized.
0x08	Packet Length Exceeds Buffer Size. The supplied packet length value is too large to be held in the BSL receive buffer.

#### 4.6.3 BSL Version Number

The BSL version number is a 4-byte array.

Byte1: BSL Vendor information

TI BSL is always 0x00. Non-TI BSLs may use this area in another manner.

Byte 2: Command Interpreter Version

The version number for the section of code that interprets BSL core commands.

Byte 3: API Version

The version number for the section of code that reads and writes to MSP430 memory.

Reserved bits:

0x80 Indicates this BSL can only execute the following commands:

RX Data Block Fast (and can only write to RAM)

**RX** Password

Set PC

0x30 Indicates this BSL API interfaces with FRAM:

Byte 4: Peripheral Interface Version

The version number for the section of code that manages communication.

Reserved numbers:

0x00-0x2F: Indicates a Timer\_A based UART

0x20-0x4F: Indicates USB

0x50-0x6F: Indicates USCI based UART 0x70-0x8F: Indicates eUSCI based UART



#### 4.6.4 Example Sequences for UART BSL

NOTE: All values in the example sequences are hexadecimal.

Changing baud rate to 9600

Host: 80 02 00 52 02 90 55

BSL: 00

Get buffer size

Host: 80 01 00 1A 8B 52

BSL: 00 80 03 00 3A 04 01 1D 12

Get BSL version

Host: 80 01 00 19 E8 62

BSL: 00 80 05 00 3A 00 01 01 01 6C 4F

RX password to unlock BSL

BSL: 00 80 02 00 3B 00 60 C4

#### 4.7 BSL Public Functions and Z-Area

The BSL Z-Area is a small section of memory that can be read and invoked from Application code. It is located at memory addresses 0x1000-0x100F.

Memory location 0x1000 contains a jump instruction pointing to the BSL start, it can be used to invoke the BSL from a running application.

Memory location 0x1002 contains a jump to the "BSL Action" function. To invoke the action function 3 parameters are needed. The first parameter is a number describing which function, the second two are simply known values indicating the function was called on purpose.

R12: The function number

R13: 0xDEAD R14: 0xBEEF

### 4.7.1 Starting the BSL from an external application

Setting the program counter to the memory location 0x1000 starts the BSL. The stack is always reset, and RAM is cleared. It should be noted that the GIE bit is not disabled, so this should be done by the calling application if interrupts are not desired and appropriately returned from via "Return to BSL"

#### 4.7.2 Function Description

Function number: 2

Function Name: Return to BSL

Description: Currently, any supplied function number will call the return to BSL function. This function can be used in the case where the BSL has written a program into Flash/RAM, started that program via "Set PC", and then the program would like to return to the BSL. This function executes the following code:

RETURN\_TO\_BSL

POP.W RET\_low ; remove first word from return addr POP.W RET\_high ; remove second word from return addr

RETA ; should now return to the BSL location



## **Bootstrap Loader Hardware**

This chapter describes simple and low-cost hardware and software solutions to access the bootstrap loader functions of the MSP430 flash devices via the serial port (RS-232) of a PC.

#### 5.1 Hardware Description

The low-cost hardware presented in this document (see Figure 2-3) consists mainly of a low-dropout voltage regulator, some inverters, and operational amplifiers. There are also some resistors, capacitors, and diodes. A complete parts list is provided in Section 5.1.4.

The functional blocks are described in more detail in the following subsections.




Figure 5-1. Bootstrap Loader Interface Schematic

#### 5.1.1 Power Supply

Power for the bootstrap loader hardware can be supplied via the RS-232 interface. RS-232 signals DTR (pin 7 of the serial connector) and RTS (pin 4 of the serial connector) normally deliver a positive voltage to load capacitor C1 and power to the low-dropout voltage regulator IC1 (TI TPS76030 or LP2980-3.0, or equivalent 3-V low-dropout regulator).

Using a fairly big capacitor, it is possible to draw a short-duration current that is higher than the driving serial port can supply. This feature is required to program the flash memory, for example.

It is also possible to connect an external supply voltage to the hardware via pin 8 of the BSL target connector (J1). Diodes are used to prevent reverse-polarity flow.



Hardware Description www.ti.com

#### 5.1.2 Serial Interface

Table 5-1 shows the signals used to communicate with the bootstrap loader (via connector J2). The names reflect the pin function as seen from the PC. For example, the PC receives data via the RxD pin, whereas the bootstrap loader needs to drive this signal.

Table 5-1. Serial-Port Signals and Pin Assignments

PIN NAME	FULL NAME (PC)	9-PIN SUB-D	FUNCTION ON BSL INTERFACE
RxD	Receive data	2	Transmit data to PC
TxD	Transmit data	3	Receive data from PC (and negative supply)
DTR	Data terminal ready	4	Reset control (and positive supply)
RTS	Request to send	7	TEST or TCK control (and positive supply)
GND	Ground	5	Ground

#### 5.1.2.1 Level Shifting

Simple CMOS inverters with Schmitt-trigger characteristics (IC2) are used to transform the RS-232 levels (see Table 5-2) to CMOS levels.

Table 5-2. RS-232 Levels

LOGIC LEVEL	RS-232 LEVEL	RS-232 VOLTAGE LEVEL
1	Mark	−3 V to −15 V
0	Space	3 V to 15 V

The inverters are powered via the operational amplifier IC3A. This amplifier permits adjusting the provided logic level to the requirements of the connected target application. A voltage applied to pin 8 of the BSL target connector (VCC\_IN) overrides the default 3-V level provided via IC1 and the  $100-k\Omega$  series resistor R11. Thus, the output voltage of the operational amplifier is pulled to the applied voltage VCC\_IN.

Depending on the overvoltage protection of the device family selected, the excess voltage is either conducted to  $V_{CC}$  (as in the TI '74HC14) or to GND (as in the TI '74AHC14). If the protection diode conducts to  $V_{CC}$ , the operational amplifier IC3A needs to compensate for the overvoltage. Therefore, the '74AHC14 device, which conducts to ground (GND), is recommended.

To avoid excessive power dissipation and damage of the protection diodes, series resistors (R1, R2, and R3) are used to limit the input current.

An operational amplifier (IC3B) is used to generate RS-232 levels out of CMOS levels. The level at the positive input is set to  $V_{\rm CC}/2$  (1.5 V nominal). If the level at the negative input rises above this level, the output is pulled to the negative supply of the operational amplifier (mark). If the level drops below  $V_{\rm CC}/2$ , the output is pulled to the positive rail (space).

The positive supply of the operational amplifier is the same as the input to the voltage regulator. A separate capacitor (C5) is used to generate the negative-supply voltage. This capacitor is charged via the receiving signal of the bootstrap loader hardware (pin 3 on SUB-D connector J2).

During an asynchronous serial communication, the combination of stop bit and start bit is used to synchronize sender and receiver. After the transmission of a data byte, the stop bit forces the transmission line into a defined state, which is usually a logic 1 or, in RS-232 terms, a mark. This means that the transmission-line voltage is negative when there is no transmission and the capacitor can be charged. Diodes are used to prevent discharge of the capacitor during transmission.

In very rare circumstances, the data sent to the bootstrap loader interface might hold too many zeros, so that the capacitor C5 required for the negative supply is discharged, causing a malfunction of the interface. (A possible workaround is to send the data in smaller chunks.) But under normal operating conditions, even data containing all zeros does not cause problems.



www.ti.com Hardware Description

# 5.1.2.2 Control of RST/NMI and TEST or TCK Pins

The two pins used to invoke the bootstrap loader software of the MSP430—RST/NMI and TEST or TCK (for devices without a dedicated TEST pin)—are controlled via the DTR and RTS signals, respectively. These signals also deliver a positive voltage to supply the bootstrap loader hardware.

For devices with a dedicated TEST pin, the levels at RST/NMI and TEST during normal operation are logic 1 and logic 0, respectively. To achieve these levels and to use the corresponding RS-232 signals as power-supply lines, it is necessary to use two inverters (IC1A, IC2B) for the RST/NMI pin and one inverter (IC2E) for the TEST pin.

Devices without the TEST pin require the inverted TEST pin sequence on their TCK pin to invoke the bootstrap loader. Thus, the corresponding signal is inverted (inverter IC2F).

Diodes prevent discharge of capacitor C1 to allow control of the RS-232 lines (RTS and DTR).

# 5.1.3 Target Connector

Table 5-3. Pin Assignment of Target Connector(1)

PIN	SIGNAL NAME	DEVICES WITH TEST PIN	PIN ON MSP430F13x OR MSP430F14x	PIN ON MSP430F4xx
1	TXD	P1.1	P1.1	P1.0
2	TCK	Do not connect <sup>(2)</sup>	TCK	TCK
3	RXD	P2.2	P2.2	P1.1
4	RST	RST/NMI	RST/NMI	RST/NMI
5	GND	GND	GND	GND
6	V <sub>CC</sub> (3.0 V)	V <sub>CC</sub> (3)	V <sub>CC</sub> (3)	V <sub>CC</sub> (3)
7	TST	TEST	Do not connect	Do not connect
8	VCC_IN	V <sub>CC</sub> (3)	V <sub>CC</sub> (3)	V <sub>CC</sub> (3)
9	Not connected	_	_	_
10	Not connected	_	_	_

<sup>(1)</sup> For device-specific BSL pin information, see the applicable device data sheet.

<sup>(2)</sup> Signal TCK must not be connected on devices with the TEST pin.

Pin  $V_{CC}$  (3.0 V) is a voltage source that can provide a limited current, depending on the serial port driver capability. If an external power supply is used,  $V_{CC}$  (3.0 V) must not be connected to the target. In this case, the external supply voltage must be connected to pin VCC\_IN. Otherwise, VCC\_IN must be unconnected.



Hardware Description www.ti.com

# 5.1.4 Parts List

Table 5-4. Universal BSL Interface Parts List

PART	VALUE/PART NUMBER	PACKAGE	COMMENT
C1	33 μF, 16 V	SMD 7243	
C2	100 nF	SMD 0805	
C3	2.2 μF, 6.3 V	SMD 1206	
C4	100 nF	SMD 0805	
C5	33 μF, 16 V	SMD 7243	
C6	100 nF	SMD 0805	
D1	BAV70	SOT23	High-speed double diode
D2	BAV70	SOT23	High-speed double diode
D3	BAV70	SOT23	
IC1	TPS76030	SOT23/5	TI
IC2	74AHC14	SO14	TI
IC3	TL062D	SO8	TI
R1	330 kΩ	SMD 0805	
R2	330 kΩ	SMD 0805	
R3	330 kΩ	SMD 0805	
R4	680 kΩ	SMD 0805	
R5	680 kΩ	SMD 0805	
R6	680 kΩ	SMD 0805	
R7	330 kΩ	SMD 0805	
R8	330 kΩ	SMD 0805	
R9	3.3 kΩ	SMD 0805	
R10	3.3 kΩ	SMD 0805	
R11	100 kΩ	SMD 0805	
R12	0 kΩ	SMD 0805	
R13	680 kΩ	SMD 0805	
J1	Header 2x5	2X05	Target connector (see Table 5-3)
J2	F09HP284	9-SUB-D female	RS-232 connector
CON3	RESET	SMD0805	Pads to connect an optional reset button



# Differences Between Devices and Bootstrap Loader . Versions

#### 5xx/6xx BSL Versions 6.1

BSL Version	00.01.01.01
Devices	MSP430F543x family
RAM erased	none
Notable Information	1. The BSL does not contain a mechanism to unlock the BSL area for erasing and writing a custom BSL. This function is not supported in this version. The BSL may be safely erased however.
	2. The only supported baud rates are 9600 and 57600.
	3. The BSL transmits on TA0.0 and receives on TA0.1.
	4. The BSL does not expect a parity bit.
Known Bugs	1. The password for the BSL is the bytes between addresses 0xFFF0 and 0xFFFF. This means that this BSL version expects only 16 bytes for a password in the RX Password command. Sending 32 bytes returns an error.
	2. If the addresses 0x20396 or 0x20397 are included in the address range of the CRC command, the returned data is incorrect.
	3. The Mass Erase command also erases Info_A
	4. On incorrect password, the device erases all RAM, including its stack. Thus, proper returning of an error code is not assured.

BSL Version	00.05.04.03
Devices	MSP430F543xA family
RAM erased	0x1C00 – 0x5BFF
Notable Information	1. The BSL transmits on TA0.0 and receives on TA0.1.
Known Bugs	<ol> <li>The baud rate 115k can not be ensured across all clock, voltage, and temperature variations.</li> <li>To invoke this BSL using the TEST/RESET method, the second low pulse on TEST must be shorter than 15 μs.</li> </ol>

BSL Version 00.05.04.52	
Devices	CC430F613x family
RAM erased	0x1C00 – 0x23FF
Notable Information	1. The BSL transmits on UCA0TXD and receives on UCA0RXD
Known Bugs	1. The baud rate 115k can not be ensured across all clock, voltage, and temperature variations.

BSL Version	00.03.83.33
Devices	MSP430F552x family
RAM erased	0x2400 – 0x33FF
Notable Information	1. BSL in device is RAM write only, Full BSL must first be loaded into device RAM and started to perform Flash write. Only the commands RX PASSWORD, RX DATA BLOCK FAST, and SET PC are supported
Known Bugs	



5xx/6xx BSL Versions www.ti.com

BSL Version	00.04.31.71
Devices	MSP430FR573x family
RAM erased	0x1C00 – 0x1FFF
Notable Information	The BSL transmits on UCA0TXD and receives on UCA0RXD.
Known Bugs	



# 6.2 Special Consideration for ROM BSL Version 1.10

The first official version V1.10 of the ROM BSL requires a small loadable patch sequence, PATCH.TXT, to reliably execute the RX block command. The same procedure must be executed if a loadable BSL should be downloaded to such a device. For that, after the BSL has been started, proceed in the following manner:

- RX password (unlock password protection for the following command)
- Load program counter (PC) with 0C22h (initialize stack pointer to a safe address)
- RX password again (unlock password protection for subsequent commands)
- RX data block (code of loadable patch, code section address is 0220h)
- TX data block (code of loadable patch for verification)

From this time forward, the RX block and TX block commands can be used with one restriction: prior to their invocation, the program counter must be set to the start address of the patch.

- Load program counter (PC) with start address 0220h of loadable patch
- · RX data block (code to be programmed at any location), or
- TX data block (from any location)

# 6.3 BSL Known issues

BSL Command	Erase Main or Info
Versions Affected	1.x
Description	Does not erase information memory when supplied with address in info memory
Workarounds	Use Erase Segment Command

BSL Command	Erase Main or Info
Versions Affected	1.x
Description	Reports failure when first segment of code memory is supplied as address. Erase is properly performed however
Workarounds	Use any other main memory address

BSL Command	Erase Segment
Versions Affected	1.x
Description	Reports failure when used in information memory. Erase is properly performed however
Workarounds	none



In summary, the tables in this chapter show the key information of MSP430 device/BSL version assignment related to their hard/software resources.

Table 6-1. BSL Version 1.10 on 'F13x, 'F14x(1), 'F11x, and 'F11x1

Device		F13x F14x(1) up to Rev N	F11x (obsolete) F11x1 (obsolete)	
BSL Version		1.1	1.10	
BSL vector address  Cold start		0C00h		
BSL vector address	Warm start	_	-	
Chip ID address		0FF	0h	
Chip ID data		F149h	F112h	
BSL version address		0FF.	Ah	
BSL version data		011	0h	
Mass erase time, nominal (ms	)	17.2	<u>(1)</u>	
Read/write access at 0000h to	FFFFh	Byt	e	
Verification during write (online	e)	No	)	
0. 1. 1. 1. 1. 1. 1. 1.	SP critical	021	Ah	
Stack pointer initialization	SP not critical	Uncha	nged	
	Resource	ces Used by BSL		
Transmit pin (TX)/Receive pin	(RX)	P 1.1 /	P 1.1 / P2.2	
RAM/stack used		0200h to	0200h to 0219h	
Working registers		R5 to	R9	
System clock, affected control	S	BCSCTL1,	BCSCTL1, DCOCTL	
Timer_A, affected controls		TACTL, TAR, C	TACTL, TAR, CCTL0, CCR0	
Preparation for software call		mov #00h, &CCTL0 bic.b #02h, &P1SEL bic.b #04h, &P2SEL bic.b #32h, &IE1 mov.b #00h, &BCSCTL2 mov #00h, SR br &0C00h		
Comment 1 Workaround mandatory		Load PATCH.TXT to eliminate R0 Section 3.5).	Load PATCH.TXT to eliminate ROM bug (see Section 6.2 and Section 3.5).	
Comment 2 Optional for 'F148, 'F149 only: Use loadable BSL (>1 KB RAM required)			Load BL_150S_14x.txt to get all features of V1.60 plus valid erase segment command (see Section 3.5).	
Comment 3 Optional for 'F1x4 to 'F1x9: Use small loadable BSL (<512B RAM required)		Load BS_150S_14x.txt to get some features of V1.60 (see Section 3.5).		

<sup>(1)</sup> To reach the required mass erase time as specified in the data sheet, the mass erase command must be executed several times.



# Table 6-2. BSL Version 1.30 on 'F41x, 'F11x, and 'F11x1

Device		'F14x	'F11x (obsolete) 'F11x1A
BSL Version		1.30	
BSL vector address  Cold start		0C00h	
BSL vector address	Warm start	0C02h	
Chip ID address		0F	F0h
Chip ID data		F143h	F112h
BSL version address		0F	FAh
BSL version data		01	30h
Mass erase time, nominal (ms	)	20	06.4
Read/write access at	0000h to 00FFh	Byte	
Read/write access at	0100h to FFFEh	Word	
Verification during write (online	e)	No	
Stack pointer initialization	Cold start	0220h	
Stack pointer initialization	Warm start	Unchanged	
	Resources	Used by BSL	
Transmit pin (TX)		P1.0	P1.1
Receive pin (RX)		P2.1	P2.2
RAM/stack used		0200h to 021Fh	
Working registers		R5 to R9	
System clock, affected controls		SCFI0, SCFI1, SCFQCTL	BCSCTL1, DCOCTL
Timer_A, affected controls		TACTL, TAR, CCTL0, CCR0	
Preparation for software call		mov #00h, &CCTL0 mov.b #00h, &FLLCTL1 br &0C00h	mov #00h, &CCTL0 mov.b #00h, &BCSCTL2 mov #00h, SR br &0C00h



# Table 6-3. BSL Version 1.40 on 'F12x

De	evice	'F122, 'F123x		
BSL Version		1.40		
BSL vector address	Cold start	0C00h		
BSE vector address	Warm start	0C02h		
Chip ID address		0FF0h		
Chip ID data		F123h		
BSL version address		0FFAh		
BSL version data		0140h		
Mass erase time, nominal (ms)		206.4		
Read/write access at	0000h to 00FFh	Byte		
Read/write access at	0100h to FFFEh	Word		
Verification during write (online	)	For addresses 0200h to FFFEh		
Stack pointer initialization	Cold start	0220h		
Stack pointer initialization	Warm start	Unchanged		
	Resources	Used by BSL		
Transmit pin (TX)		P1.1		
Receive pin (RX)		P2.2		
RAM/stack used		0200h to 021Fh		
Working registers		R5 to R10		
System clock, affected controls		BCSCTL1, DCOCTL		
Timer_A, affected controls		TACTL, TAR, CCTL0, CCR0		
Preparation for software call		mov.b #00h, &BCSCTL2 mov #00h, SR br &0C00h		



# Table 6-4. BSL Version 1.60 on 'F11x2, 'F12x2, 'F43x, 'F44x, 'FE42x, 'FW42x, 'FG43x, 'F415, 'F417

Device		'F1122, 'F1132	'F1222, 'F1232	'F43x, 'F44x	'FE42x, 'FW42x, 'F415, 'F417	'FG43x	
BSL \	/ersion			1.60			
DOI	Cold start		0C00h				
BSL vector address	Warm start			0C02h			
Chip ID address	1			0FF0h			
Chip ID data		1132h	1232h	F449h	F427h	F439h	
BSL version address	3		1	0FFAh	1		
BSL version data				0160h			
Mass erase time, no	minal (ms)			206.4			
Read/write access	0000h to 00FFh			Byte			
at	0100h to FFFEh			Word			
Verification during w	rite (online)		For a	ddresses 0200h to	FFFEh		
Erase check comma	nd		Yes (error address 0200h)				
Erase segment comi	mand	With erasure verification (error address 0200h)					
TX identification com	nmand	Yes					
Change baud rate co	ommand	Yes					
Stack pointer	Cold start	0220h					
initialization	Warm start		Unchanged				
	1	Resour	ces Used by BS	L			
Transmit pin (TX)		P1.1 P1.0					
Receive pin (RX)		P2.2 P1.1					
RAM/stack used		0200h to 021Fh					
Working registers		R5 to R12					
System clock, affected controls		BCSCTL1, DCOCTL SCFI0, SCFI1, SCFQCTL			CTL		
Timer_A, affected controls		TACTL, TAR, CCTL0, CCR0					
Preparation for software call		mov.b #00h, mov #00h, SF br &0C00h		mov.b #00h, br &0C00h			
Comment Erase segment command		Addresses 1000 check command		erified coherently (	three segments). A	lso use erase	



# Table 6-5. BSL Version 1.61 on 'F16x, 'F161x, 'F42x0, 'F149 rev AA (and later)

Dev	vice	'F16x 'F161x 'F149 Rev AA 'F42x0 '41x2				'47197		
BSL V	ersion				1.61			
BSL vector	Cold start		0C00h					
address	Warm start		0C02h					
Chip ID add	ress		0FF0h					
Chip ID data	ı	0F169h	0F16Ch	F149h	F427h	4152h	F47Fh	
BSL version	address		1.		0FFAh		-	
BSL version	data				0161h			
Mass erase nominal (ms	,				206.4			
Read/write	0000h to 00FFh				Byte			
access at	0100h to FFFEh				Word			
Verification (	during write			For address	ses 0200h to F	FFEh		
Erase check	command			Yes (erro	or address 020	Oh)		
Erase segme	ent	With erasure verification (error address 0200h)						
TX identification command		Yes						
Change baud rate command		Yes						
Stack	Cold start	0220h						
pointer initialization	Warm start	Unchanged						
				Resources Used by	BSL			
Transmit pin	(TX)		P1.	1		P1.0		
Receive pin	(RX)		P2.	2		P1.1		
RAM/stack ι	used			020	00h to 021Fh			
Working reg	isters	R5 to R14						
System clock, affected controls		BCSCTL1, DCOCTL SCFI0, SCFI1, SCFQCTL		CTL				
Timer_A, affected controls		TACTL, TAR, CCTL0, CCR0						
Preparation call	for software	mov.b #00 mov #00h, br &0C00h		L2		)h, &FLLCTL1 00h		
Comment	Erase segment command				heck command.			



Table 6-6. BSL Version 2.02 on 'F21xx, 'F22xx, 'F24x, 'F23x

De	vice	'F21x1	'F22xx	'F24x	
BSL \	/ersion	2.02			
Cold start		0C00h			
BSL vector address  Warm start			0C02h <sup>(1)</sup>		
Chip ID address	1		0FF0h		
Chip ID data		F213h	F227h	F249h	
BSL version address			0FFAh	<u>'</u>	
BSL version data			0140h		
Mass erase time, nominal (m	s)		206.4		
Read/write access at	0000h to 00FFh		Byte		
Read/write access at	0100h to FFFEh		Word		
Verification during write (onlin	ne)	Fo	r addresses 0200h to F	FFEh	
Erase check command		Yes (error address 0200h)			
Erase segment command		With erasure verification (error address 0200h)			
TX identification command		Yes			
Change baud rate command		Yes			
Stack pointer initialization	Cold start	0220h			
Stack pointer initialization	Warm start	Unchanged			
	Resour	rces Used by BSL			
Transmit pin (TX)			P1.1		
Receive pin (RX)		P2.2			
RAM/stack used		0200h to 021Fh			
Working registers		R5 to R14			
System clock, affected control	ols	BCSCTL1, DCOCTL			
Timer_A, affected controls		TACTL, TAR, CCTL0, CCR0			
Preparation for software call		mov.b #00h, &BCSCTL2 mov #00h, SR br &0C00h			
Comment	Erase segment command	nt command Addresses 1000h to 11FFh are verified coherently (five segments). Also use erase check command.			

The LOCK and LOCKA bits must be cleared by the user application before entering the BSL mov.w #FWKEY+LOCKA, &FCTL3



Table 6-7. BSL Version 2.12/2.13 on 'FG46xx, 'F261x, 'F471xx

De	evice	'FG46xx	'F471xx	'F261x	
BSL V	Version	2.12	2.13	2.13	
BSL vector address		0C00h			
BSL vector address	Warm start	0C02h <sup>(1)</sup>			
Chip ID address			0FF0h		
Chip ID data		F46	6Fh	F26Fh	
BSL version address			0FFAh		
BSL version data		0212h	0213h	0213h	
Mass erase time, nominal (m	is)		206.4		
Read/write access at	0000h to 00FFh		Byte		
Read/write access at	0100h to FFFEh		Word		
Verification during write (onlin	ne)	For	addresses 0200h to FF	FEh	
Erase check command		Y	es (error address 0200	h)	
Erase segment command		Erase segment command with erasure verification (error address 0200h)			
TX identification command			Yes		
Change baud rate command			Yes		
Stock pointer initialization	Cold start	0224h			
Stack pointer initialization	Warm start	Unchanged			
	Resou	rces Used by BSL			
Transmit pin (TX)		P1	.0	P1.1	
Receive pin (RX)		P1	.1	P2.2	
RAM/stack used		0200h to 0223h			
Working registers		R4 to R15			
System clock, affected controls		SCFI0, SCFI1, SCFQCTL			
Timer_A, affected controls		TACTL, TAR, CCTL0, CCR0			
Preparation for software call		mov.b #00h, &FLLCTL1 br &0C00h			
Comment	Addresses 1000h to 11 Also use erase check of	FFh are verified cohere command.	ntly (five segments).		

<sup>(1)</sup> The LOCK and LOCKA bits must be cleared by the user application before entering the BSL mov.w #FWKEY+LOCKA, &FCTL3



www.ti.com BSL FAQ

# 6.4 BSL FAQ

Q: What do I have to take into account when moving from an older 149 with a V1.10 BSL to a newer 149 with a V1.61 BSL

Revision AA and above of the MSP430F149 devices have a BSL that was updated to Version 1.61. The primary reasons for this change were to increase IP security, ensure correct flash programming and mass erase, and to negate the need for using any patches during programming. In order to ensure a smooth transition, a programming environment should be updated to take into account the following changes:

- The Mass Erase command only needs to be issued once, and execution of this command will take longer.
- Only word writes are allowed to Flash memory
- No Patch or RAM Loadable BSL is required
- BSL has "online verification" to speed programming
- Memory allocation has changed (see BSL version charts above)
- BSL can return a NAK if Segment Erase fails
- Transmit BSL Version and Change Baud rate are now unprotected



# Bootstrap Loader PCB Layout Suggestion




Figure 7-1. Universal BSL Interface PCB Layout, Top




Figure 7-2. Universal BSL Interface PCB Layout, Bottom






Figure 7-3. Universal BSL Interface Component Placement






Figure 7-4. Universal BSL Interface Component Placement



# MSP430 Programming Via the JTAG Interface

This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based microcontroller family using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. Device access using standard 4-wire JTAG and 2-wire JTAG [also referred to as Spy-Bi-Wire (SBW)] is discussed.

In addition, an example programmer system, which includes software (source code is provided) and the corresponding hardware, is described in Chapter 9. This example is intended as a reference to aid in understanding of the concepts presented in this report and to aid in development of similar MSP430 programmer solutions. In that sense, it is not meant to be a fully featured programming tool but, instead, it is intended as a construction manual for those. Those users who are looking for a ready-to-use tool should see Texas Instruments complete programming tool solution called MSP430 In-System Gang Programmer.

#### 8.1 Introduction

This document provides an overview of how to program the flash memory module of an MSP430 flash-based device using the on-chip JTAG interface [4-wire or 2-wire Spy-Bi-Wire (SBW) interfaces]. A focus is maintained on the high-level JTAG functions used to access and program the flash memory and the respective timing.

Four main elements are presented:

Section 8.2, Interface and Instructions, describes the required JTAG signals and associated pin functionality for programming the MSP430 family. In addition, this section includes the descriptions of the provided software macro routines and JTAG instructions used to communicate with and control a target MSP430 via the JTAG interface.

Section 8.3, Memory Programming Control Sequences, demonstrates use of the provided macros and function prototypes in a software-flow format that are used to control a target MSP430 device and program and/or erase the flash memory.

Section 8.4, Programming the JTAG Access Protection Fuse, details the fuse mechanism used to disable memory access via JTAG to the target device's memory, eliminating the possibility of undesired memory access for security purposes.

Chapter 9 illustrates development of an example MSP430 flash programmer using an MSP430F149 as the host controller and includes a schematic and required software/project files. A thorough description of how to use the given implementation is also included, providing an example system that can be referenced for custom MSP430 programmer solutions.

NOTE: The MSP430 JTAG interface implements the test access port state machine (TAP controller) as specified by IEEE Std 1149.1. References to the TAP controller and specific JTAG states identified in the 1149.1 standard are made throughout this document. The TAP state machine is shown in Figure 10-1. Section 10.2 also lists various specialities of the MSP430 JTAG implementation which are non-compliant with IEEE Std 1149.1.

#### **Interface and Instructions** 8.2

This section describes the hardware connections to the JTAG interface of the MSP430 devices and the associated pin functionality used during programming. In addition, the descriptions of the software macro routines used to program a MSP430 target and the JTAG instructions used to communicate with and control the target via the JTAG interface are detailed.



# 8.2.1 JTAG Interface Signals

The MSP430 family supports in-circuit programming of flash memory via the JTAG port, available on all MSP430 devices. All devices support the JTAG 4-wire interface. In addition, some devices also support the next-generation optimized 2-wire JTAG (Spy-Bi-Wire) interface. Using these signals, an interface connection to access the MSP430 JTAG port using a PC or other controller can be established. See the section Signal Connections for In-System Programming and Debugging, MSP-FET430PIF, MSP-FET430UIF, GANG430, PRGS430 in the MSP-FET430 Flash Emulation Tool (FET) (For Use With CCE v2.0) User's Guide (SLAU157) or the MSP-FET430 Flash Emulation Tool (FET) (For Use With IAR v3.x) User's Guide (SLAU138) and the device data sheet for the connections required by a specific device.

#### 8.2.1.1 4-Wire JTAG Interface

The standard JTAG interface requires four signals for sending and receiving data. On larger MSP430 devices, these pins are dedicated for JTAG. Smaller devices with fewer total pins multiplex these JTAG lines with general-purpose functions. On these smaller devices, one additional signal is required that is used to define the state of the shared pins. This signal is applied to the TEST pin. The remaining connections required are ground and  $V_{\rm CC}$  when powered by the programmer. These signals are described in Table 8-1.

Pin	Direction	Usage
TMS	IN	Signal to control the JTAG state machine
TCK	IN	JTAG clock input
TDI	IN	JTAG data input/TCLK input
TDO	OUT	JTAG data output
TEST	IN	Enable JTAG pins (shared JTAG devices only)

Table 8-1. Standard 4-Wire JTAG Signals

The TEST input exists only on MSP430 devices with shared JTAG function, usually assigned to port 1. To enable these pins for JTAG communication, a logic level 1 must be applied to the TEST pin. For normal operation (non-JTAG mode), this pin is internally pulled down to ground, enabling the shared pins as standard port I/O.

The TCLK signal is an input clock, which must be provided to the target device from an external source. This clock is used internally as the target device's system clock, MCLK, to load data into memory locations and to clock the CPU. There is no dedicated pin for TCLK; instead, the TDI pin is used as the TCLK input. This occurs while the MSP430 TAP controller is in the Run-Test/Idle state.

**NOTE:** TCLK input support on the MSP430 XOUT pin exists but has been superseded by the TDI pin on all current MSP430 flash-based devices. Existing FET tools, as well as the software provided with this document, implement TCLK on the TDI input pin.



www.ti.com Interface and Instructions

# 8.2.1.2 2-Wire Spy-Bi-Wire (SBW) JTAG Interface

The core JTAG logic integrated into devices that support 2-wire mode is identical to 4-wire-only devices. The fundamental difference is that 2-wire devices implement additional logic that is used to convert the 2-wire communication into the standard 4-wire communication internally. In this way, the existing JTAG emulation methodology of the MSP430 can be fully utilized.




Figure 8-1. Spy-Bi-Wire Basic Concept

The 2-wire interface is made up of the SBWTCK (Spy-Bi-Wire test clock) and SBWTDIO (Spy-Bi-Wire test data input/output) pins. The SBWTCK signal is the clock signal and is a dedicated pin. In normal operation, this pin is internally pulled to ground. The SBWTDIO signal represents the data and is a bidirectional connection. To reduce the overhead of the 2-wire interface, the SBWTDIO line is shared with the  $\overline{RST}/NMI$  pin of the MSP430.

Table 8-2 gives a general overview of MSP430 devices and their respective JTAG interface implementation.

		1	1
Devices	TEST Pin	4-Wire JTAG	Spy-Bi-Wire
20- and 28-pin MSP430F1xx devices	YES	YES	NO
64-, 80-, and 100-pin MSP430F1xx/4xx devices	NO	YES	NO
MSP430F21x1 family	YES	YES	NO
14-, 20-, 28-, and 38-pin MSP430F2xx devices	YES	YES	YES
64-, 80-, and 100-pin MSP430F2xx devices	NO	YES	NO
MSP430F5xx devices	YES	YES	YES

**Table 8-2. JTAG Signal Implementation Overview** 



### 8.2.2 JTAG Access Macros

To keep descriptions of the JTAG functions in the following sections simple, high-level macros have been used to describe the JTAG access. This document does not detail the basic JTAG functionality; rather, it focuses on the MSP430-specific implementation used for memory access and programming. For the purpose of this document, it is important to show the instructions that need to be loaded into the JTAG instruction register, as well as when these instructions are required. Section 8.2.2.1 summarizes the macros used throughout this document and their associated functionality. See the accompanying software for more information.

Macro Name	Function
IR_SHIFT (8-bit Instruction)	Shifts an 8-bit JTAG instruction into the JTAG instruction register. At the same time, the 8-bit value is shifted out through TDO.
DR_SHIFT16 (16-bit Data)	Shifts a 16-bit data word into a JTAG data register. At the same time, the 16-bit value is shifted out through TDO.
DR_SHIFT20 (20-bit Address)	Shifts a 20-bit address word into the JTAG Memory Address Bus register. At the same time, the 20-bit value is shifted out through TDO. Only applicable to MSP430X architecture devices.
MsDelay (time)	Waits for the specified time in milliseconds
SetTCLK	Sets TCLK to 1
CIrTCLK	Sets TCLK to 0
TDOvalue	Variable containing the last value shifted out on TDO

**Table 8-3. JTAG Communication Macros** 

#### 8.2.2.1 Macros for 4-Wire JTAG Interface

# 8.2.2.1.1 IR SHIFT (8-bit Instruction)

This macro loads a desired JTAG instruction into the JTAG instruction register (IR) of the target device. In the MSP430, this register is eight bits wide with the least significant bit (LSB) shifted in first. The data output from TDO during a write to the JTAG instruction register contains the version identifier of the JTAG interface (or JTAG ID) implemented on the target device. Regardless of the 8-bit instruction sent out on TDI, the return value on TDO is always the JTAG ID. Each instruction bit is captured from TDI by the target MSP430 on the rising edge of TCK. TCLK should not change state while this macro is executed (TCLK = TDI while the TAP controller is in the Run-Test/Idle state). Figure 8-2 shows how to load the ADDR\_16BIT instruction into the JTAG IR register. See Section 8.2.4 for a complete list of the JTAG interface communication instructions used to access the target device flash memory module.




Figure 8-2. Timing Example for IR SHIFT (0x83) Instruction

# 8.2.2.1.2 DR\_SHIFT16 (16-bit Data)

This macro loads a 16-bit word into the JTAG data register (DR). (In the MSP430, a data register is 16



www.ti.com Interface and Instructions

bits wide.) The data word is shifted, most significant bit (MSB) first, into the target MSP430's TDI input. Each bit is captured from TDI on a rising edge of TCK. At the same time, TDO shifts out the last captured/stored value in the addressed data register. A new bit is present at TDO with a falling edge of TCK. TCLK should not change state while this macro is executing. Figure 8-3 shows how to load a 16-bit word into the JTAG DR and read out a stored value via TDO.




Figure 8-3. Data Register I/O: DR SHIFT16 (0x158B) (TDO Output Is 0x55AA)

# 8.2.2.1.3 DR\_SHIFT20 (20-bit Address) (Applies Only to MSP430X Devices)

The MSP430X architecture is based on a 20-bit memory address bus (MAB), to address up to 1 MB of continuous memory. No new JTAG instructions are needed to control the 20-bit MAB (for details on instructions, see Section 8.2.4.1), only the JTAG address register itself has been extended to 20 bits. This macro loads a 20-bit address word into the 20-bit wide JTAG MAB register. The address word is shifted, MSB first, into the target MSP430's TDI input. Each bit is captured from TDI on a rising edge of TCK. At the same time, TDO shifts out the last captured/stored value in the JTAG MAB register. A new bit is present at TDO with a falling edge of TCK. TCLK should not change state while this macro is executing. This macro should only be used when IR\_ADDR\_16BIT or IR\_ADDR\_CAPTURE have been loaded into the JTAG instruction register before the MAB is manipulated via JTAG. Note that on a 20-bit shift access, the upper four bits (19:16) of the JTAG address register are shifted out last. That means bit 15 of the MAB is read first when the lower part of the MAB is accessed by performing a 16-bit shift. This kind of implementation ensures compatibility with the original MSP430 architecture and its JTAG MAB register implementation.

**NOTE:** The DR\_SHIFT20 (20-bit Address) macro in the associated C-code software example application automatically reconstructs the swapped TDO (15:0) (19:16) output to a continuous 20-bit address word (19:0) and simply returns a 32-bit LONG value.

Figure 8-4 shows how to load a 20-bit address word into the JTAG address register and read out a stored value via TDO.




Figure 8-4. Address Register I/O: DR\_SHIFT20 (0x12568) (TDO Output Is 0xA55AA)



# 8.2.2.1.4 MsDelay (time)

This macro causes the programming interface software to wait for a specified amount of time in milliseconds (ms). While this macro is executing, all signals to and from the target MSP430 must hold their previous values.

#### 8.2.2.1.5 SetTCLK

This macro sets the TCLK input clock (provided on the TDI signal input) high. TCK and TMS must hold their last value while this macro is performed (see Section 8.2.3.3 and Figure 8-10 for SBW-specific constraints).




Figure 8-5. SetTCLK

#### 8.2.2.1.6 CIrTCLK

This macro resets the TCLK input clock low. TCK and TMS must hold their last value while this action is performed (see Section 8.2.3.3 and Figure 8-10 for SBW-specific constraints).




Figure 8-6. CIrTCLK

# 8.2.2.2 Macros for Spy-Bi-Wire (SBW) Interface

All JTAG macros described in Section 8.2.2.1 also apply to the 2-wire interface and are provided as software source along with this document.

# 8.2.3 Spy-Bi-Wire (SBW) Timing and Control

The following sections provide a basic understanding of the SBW implementation as it relates to supporting generation of the macro function timing signals. This is intended to enable development of custom MSP430 programming solutions, rather than just relying on the example application code also provided.



www.ti.com Interface and Instructions

# 8.2.3.1 Basic Timing

The SBW interface serial communication uses time-division multiplexing, allocating three time slots: TMS\_SLOT, TDI\_SLOT, and TDO\_SLOT. To clock TCLK via the SBW interface in a similar method as it is clocked via TDI during 4-wire JTAG access, an alternative JTAG timing method is implemented. This implementation makes use of the fact that the TDI and TMS signals are clocked into the TAP controller or shift register with the rising edge of TCK as shown in Figure 8-7.




Figure 8-7. Timing Diagram (Alternative Timing)

The implemented logic used to translate between the 2-wire and 4-wire interfaces is shown in Figure 8-8.




Figure 8-8. SBW-to-JTAG Interface Diagram

The advantages of this implementation are:

- Data on TDI and data on TDO are aligned.
- During the TDI\_SLOT of the 2-wire interface, SBWTDIO can be used as TCLK input if the JTAG TAP
  controller is in its Run-Test/Idle state. For this purpose, the TDI output must be synchronized to its
  input as shown in Figure 8-10. The synchronization logic is only active in the Run-Test/Idle state.



After power up, as long as the SBW interface is not activated yet, TMS and TDI are set to logic 1 level internally.

# 8.2.3.2 TDO Slot

As shown in Figure 8-7, the TDO operation is allocated one time slot (see also the detailed timing shown in Figure 8-9). The master should release control of the SBWTDIO line based off of the rising edge of SBWTCK of the TDI cycle. Once the master releases the SBWTDIO line, an internal bus keeper holds the voltage on the line. The next falling edge of SBWTCK triggers the slave to start driving the bus. The slave only drives the SBWTDIO line during the low time of the SBWTCK cycle. The master should not enable its drivers until the slave has released the SBWTDIO line. Therefore, the master could use the rising edge of the SBWTCK signal as a trigger point to enable its driver.

**NOTE:** The low phase of the clock signal supplied on SBWTCK must not be longer than 7 µs, else SBW logic is deactivated and must be activated again according to Section 8.3.1.

When using the provided source code example, make sure that interrupts are disabled during the SBWTCK low phase to ensure accurate timings.




Figure 8-9. Detailed SBW Timing Diagram



www.ti.com Interface and Instructions

# 8.2.3.3 SetTCLK and CIrTCLK in Spy-Bi-Wire (SBW) Mode

Figure 8-10 shows handling and synchronization of TCLK in SBW mode while the JTAG TAP controller is in Run-Test/Idle state. See reference function SetTCLK\_sbw and CIrTCLK\_sbw for software implementation. Note that the provided code example for the MSP430Xv2 architecture uses preprocessor definitions to enable a better layered software architecture. The upper software layers can simply reference the SetTCLK and CIrTCLK symbols while the actual implementation symbols are SetTCLK\_4wire and CIrTCLK\_4wire for 4-wire JTAG and SetTCLK\_sbw and CIrTCLK\_sbw for Spy-Bi-Wire (SBW).




Figure 8-10. Synchronization of TDI/TCLK During Run-Test/Idle



# 8.2.4 JTAG Communication Instructions

Selecting a JTAG register and controlling the CPU is done by shifting in a JTAG instruction using the IR\_SHIFT macro described in Section 8.2.2.1.1. The following instructions that can be written to the JTAG IR are used to program the target flash memory. All instructions sent to the target MSP430 via the JTAG register are transferred LSB first.

**Table 8-4. Memory Access Instructions** 

Instruction Name	8-Bit Instruction Value (Hex)				
Controlling the Memory Address Bus (MAB)					
IR_ADDR_16BIT	0x83				
IR_ADDR_CAPTURE	0x84				
Controlling the Memory Data Bus (MDB)	•				
IR_DATA_TO_ADDR	0x85				
IR_DATA_16BIT	0x41				
IR_DATA_QUICK	0x43				
IR_BYPASS	0xFF				
Controlling the CPU	•				
IR_CNTRL_SIG_16BIT	0x13				
IR_CNTRL_SIG_CAPTURE	0x14				
IR_CNTRL_SIG_RELEASE	0x15				
Memory Verification Via Pseudo Signature Analysis (PSA)					
IR_DATA_PSA	0x44				
IR_SHIFT_OUT_PSA	0x46				
JTAG Access Security Fuse Programming					
IR_Prepare_Blow	0x22				
IR_Ex_Blow	0x24				
JTAG Mailbox System					
IR_JMB_EXCHANGE	0x61				

**NOTE:** Do not write any unlisted values to the JTAG instruction register. Instruction values written to the MSP430 JTAG register other than those listed above may cause undesired device behavior.

NOTE: When a new JTAG instruction is shifted into the JTAG instruction register, it takes effect with the UPDATE-IR state of the TAP controller. When accessing a JTAG data register, the last value written is captured with the CAPTURE-DR state, and the new value shifted in becomes valid with the UPDATE-DR state. In other words, there is no need to go through Run-Test/Idle state of the JTAG TAP controller to shift in instructions or data. Be aware of the fact that clocking TCLK is only possible in the Run-Test/Idle state. This is why the provided software example application exclusively makes use of the JTAG macros described in Section 8.2.2, which always go through Run-Test/Idle state.



# 8.2.4.1 Controlling the Memory Address Bus (MAB)

The following instructions control the MAB of the target MSP430. To accomplish this, a 16-bit (20-bit in MSP430X architectures) register, termed the JTAG MAB register, is addressed. By using the JTAG data path of the TAP controller, this register can be accessed and modified.

# 8.2.4.1.1 IR ADDR 16BIT

This instruction enables setting of the MAB to a specific value, which is shifted in with the next JTAG 16-bit data access using the DR SHIFT16 (16-bit Data) macro or the next JTAG 20-bit address word access using the DR SHIFT (20-bit Address) macro. The MSP430 CPU's MAB is set to the value written to the JTAG MAB register. The previous value stored in the JTAG MAB register is simultaneously shifted out on TDO while the new 16- or 20-bit address is shifted in via TDI.

NOTE: In MSP430X devices, a 16-bit shift to update the JTAG MAB register does not automatically reset the upper four bits (19:16) of the JTAG MAB register. Always use the 20-bit shift macro to ensure that the upper four bits (19:16) are set to a defined value.

# 8.2.4.1.2 IR ADDR CAPTURE

This instruction enables readout of the data on the MAB with the next 16- or 20-bit data access. The MAB value is not changed during the 16- or 20-bit data access; that is, the 16- or 20-bit data sent on TDI with this command is ignored (0 is sent as a default in the provided software).

# 8.2.4.2 Controlling the Memory Data Bus (MDB)

The following instructions control the MDB of the MSP430 CPU. To accomplish this, a 16-bit register, termed the JTAG MDB register, is addressed. By using the JTAG data path of the TAP controller, this register can be accessed and modified.

# 8.2.4.2.1 IR DATA TO ADDR

This instruction enables setting of the MSP430 MDB to a specific value shifted in with the next JTAG 16-bit data access using the DR\_SHIFT16 (16-bit Data) macro. The MSP430 CPU's MDB is set to the value written to the JTAG MDB register. As the new value is written into the MDB register, the prior value in the MSP430 MDB is captured and shifted out on TDO. The MSP430 MAB is set by the value in the JTAG MAB register during execution of the IR\_DATA\_TO\_ADDR instruction. This instruction is used to write to all memory locations of the MSP430.

# 8.2.4.2.2 IR DATA 16BIT

This instruction enables setting of the MSP430 MDB to the specified 16-bit value shifted in with the next 16-bit JTAG data access. The complete MSP430 MDB is set to the value of the JTAG MDB register. At the same time, the last value of the MSP430 MDB is captured and shifted out on TDO. In this situation, the MAB is still controlled by the CPU. The program counter (PC) of the target CPU sets the MAB value.



# 8.2.4.2.3 IR DATA QUICK

This instruction enables setting of the MSP430 MDB to a specific value shifted in with the next 16-bit JTAG data access. The 16-bit MSP430 MDB is set to the value written to the JTAG MDB register. During the 16-bit data transfer, the previous MDB value is captured and shifted out on TDO. The MAB value is set by the program counter (PC) of the CPU. This instruction auto-increments the program counter by two on every falling edge of TCLK to automatically point to the next 16-bit memory location. The target CPU's program counter must be loaded with the starting memory address prior to execution of this instruction, which can be used to quickly read or write to a memory array. (See Section 3.2 for more information on setting the PC.)

NOTE: IR\_DATA\_QUICK cannot be used on flash memory.

# 8.2.4.2.4 IR\_BYPASS

This instruction delivers the input to TDI as an output on TDO delayed by one TCK clock. When this instruction is loaded, the IR\_CNTRL\_SIG\_RELEASE instruction, which is defined in the following section, is performed simultaneously. After execution of the bypass instruction, the 16-bit data shifted out on TDI does not affect any register of the target MSP430's JTAG control module.

# 8.2.4.3 Controlling the CPU

The following instructions enable control of the MSP430 CPU through a 16-bit register accessed via JTAG. This data register is called the JTAG control signal register. Table 8-5 describes the bit functions making up the JTAG control signal register used for memory access.

Table 8-5. JTAG Control Signal Register for 1xx/2xx/4xx Families

Bit No.	Name	Description
0	R/W	Controls the read/write (RW) signal of the CPU  1 = Read  0 = Write
1	(N/A)	Always write 0
2	(N/A)	Always write 0
3	HALT_JTAG	Sets the CPU into a controlled halt state  1 = CPU stopped  0 = CPU operating normally
4	вуте	Controls the BYTE signal of the CPU used for memory access data length 1 = Byte (8-bit) access 0 = Word (16-bit) access
5	(N/A)	Always write 0
6	(N/A)	Always write 0
7	INSTR_LOAD	Read only: Indicates the target CPU instruction state  1 = Instruction fetch state  0 = Instruction execution state
8	(N/A)	Always write 0
9	TCE	Indicates CPU synchronization  1 = Synchronized  0 = Not synchronized
10	TCE1	Establishes JTAG control over the CPU  1 = CPU under JTAG control  0 = CPU free running



www.ti.com Interface and Instructions

# Table 8-5. JTAG Control Signal Register for 1xx/2xx/4xx Families (continued)

Bit No.	Name	Description
11	POR	Controls the power-on-reset (POR) signal 1 = Perform POR 0 = No reset
12	Release low byte	Selects control source of the RW and BYTE bits  1 = CPU has control  0 = Control signal register has control
13	TAGFUNCSAT	Sets flash module into JTAG access mode  1 = CPU has control (default)  0 = JTAG has control
14	SWITCH	Enables TDO output as TDI input  1 = JTAG has control  0 = Normal operation
15	(N/A)	Always write 0



# Table 8-6. JTAG Control Signal Register for 5xx Family

Bit No.	Name	Description		
0	R/W	Controls the read/write (RW) signal of the CPU, same as with previous families.  1 = Read  0 = Write		
1	(N/A)	Always write 0, same as with previous families.		
2	(N/A)	Always write 0, same as with previous families.		
3	WAIT	Wait signal to the CPU. Read only.  1 = CPU clock stopped - waiting for an operation to complete.  0 = CPU clock not stopped.		
4	ВУТЕ	Controls the BYTE signal of the CPU used for memory access data length, same as with previous families.  1 = Byte (8-bit) access  0 = Word (16-bit) access		
5	(N/A)	Always write 0		
6	(N/A)	Always write 0		
7	INSTR_LOAD	Read only: Indicates the target CPU instruction state. The actual state is not the same as with previous families.  1 = Instruction fetch state  0 = Instruction execution state		
8	CPUSUSP	Suspend CPU.  The CPU pipeline is emptied by asserting the CPUSUSP bit and driving a minimum number of clocks required to complete the longest possible instructions. When CPUSUSP is high, no instructions are fetched or executed. To execute a forced external instruction sequence via JTAG (e.g. setting the Program Counter), the CPUSUSP bit must be zero.  0 = CPU active.  1 = CPU suspended.  Reading CPUSUSP (Bit 8) shows if pipeline is empty:  0 = Pipeline is not empty yet.  1 = Pipeline is empty.		
9	TCE0	Indicates CPU synchronization, same as with previous families.  1 = Synchronized  0 = Not synchronized		
10	TCE1	Establishes JTAG control over the CPU, same as with previous families.  1 = CPU under JTAG control  0 = CPU free running		
11	POR	Controls the power-on-reset (POR) signal, same as with previous families.  1 = Perform POR  0 = No reset		
12	RELEASE_LBYTE0	Release control bits in low byte from JTAG control.		
13	RELEASE_LBYTE1	00 = All bits are controlled by JTAG if TCE1 is 1. 01 = RW (bit 0) and BYTE (bit 4) are released from JTAG control. 10 = RW (bit 0), HALT (bit 1), INTREQ (bit 2), and BYTE (bit 4) are released from JTAG control. 11 Reserved.		
14	INSTR_SEQ_NO0	Instruction sequence number. Read only.		
15	INSTR_SEQ_NO1	Shows the instruction sequence number of the pipelined CPU currently using the CPU bus (there is a max. of three instructions in the pipe).  00 = CPU instruction sequence no. 0  01 = CPU instruction sequence no. 1  10 = CPU instruction sequence no. 2  11 = CPU generated "no-operation" cycle; data on buses not used.		



www.ti.com Interface and Instructions

# 8.2.4.3.1 IR CNTRL SIG 16BIT

This instruction enables setting of the complete JTAG control signal register with the next 16-bit JTAG data access. Simultaneously, the last value stored in the register is shifted out on TDO. The new value takes effect when the TAP controller enters the UPDATE-DR state.

# 8.2.4.3.2 IR CNTRL SIG CAPTURE

This instruction enables readout of the JTAG control signal register with the next JTAG 16-bit data access instruction.

# 8.2.4.3.3 IR CNTRL SIG RELEASE

This instruction completely releases the CPU from JTAG control. Once executed, the JTAG control signal register and other JTAG data registers no longer have any effect on the target MSP430 CPU. This instruction is normally used to release the CPU from JTAG control.

# 8.2.4.4 Memory Verification Via Pseudo Signature Analysis (PSA)

The following instructions support verification of the MSP430 memory content by means of a PSA mode.

# 8.2.4.4.1 IR DATA PSA

The IR\_DATA\_PSA instruction switches the JTAG\_DATA\_REG into the PSA mode. In this mode, the program counter of the MSP430 is incremented by every two system clocks provided on TCLK. The CPU program counter must be loaded with the start address prior to execution of this instruction. The number of TCLK clocks determines how many memory locations are included in the PSA calculation.

# 8.2.4.4.2 IR\_SHIFT\_OUT\_PSA

The IR\_SHIFT\_OUT\_PSA instruction should be used in conjunction with the IR\_DATA\_PSA instruction. This instruction shifts out the PSA pattern generated by the IR\_DATA\_PSA command. During the SHIFT-DR state of the TAP controller, the content of the JTAG\_DATA\_REG is shifted out via the TDO pin. While this JTAG instruction is executed, the capture and update functions of the JTAG\_DATA\_REG are disabled.

# 8.2.4.5 JTAG Access Security Fuse Programming

The following instructions are used to access and program the built-in JTAG access protection fuse, available on every MSP430F1xx/2xx/4xx flash device. Once the fuse is programmed (or blown), future access to the MSP430 via the JTAG interface is permanently disabled. This allows for access protection of the final MSP430 firmware programmed into the target device. Note that these instructions are not available for the MSP430F5xx family. A different software-based mechanism is used for these families to enable JTAG access protection. See Section 8.4 for details.

# 8.2.4.5.1 IR\_PREPARE\_BLOW

This instruction sets the MSP430 into program-fuse mode.

# 8.2.4.5.2 IR EX BLOW

This instruction programs (blows) the access-protection fuse. To execute properly, it must be loaded after the IR\_PREPARE\_BLOW instruction is given.



# 8.3 Memory Programming Control Sequences

# 8.3.1 Start-Up

Before the main flash programming routine can begin, the target device must be initialized for programming. This section describes how to perform the initialization sequence.

#### 8.3.1.1 Enable JTAG Access

Reference function: GetDevice, GetDevice\_sbw, GetDevice\_430X, GetDevice\_430Xv2

MSP430 devices with TEST pin and 4-wire JTAG access only (no SBW)
 To use the JTAG features of MSP430 devices with shared JTAG and a TEST pin, it is necessary to enable the shared JTAG pins for JTAG communication mode. (Devices with dedicated JTAG inputs/outputs and no TEST pin do not require this step.) The shared pins are enabled for JTAG communication by connecting the TEST pin to V<sub>CC</sub>. For normal operation (non-JTAG mode), this pin should be released and allowed to be internally pulled to ground. Table 8-7 shows the port 1 pins that are used for JTAG communication.

Port 1 Function (TEST = Open)	JTAG Function (TEST = V <sub>cc</sub> )
P1.4	TCK
P1.5	TMS
P1.6	TDI/TCLK
P1.7	TDO

**Table 8-7. Shared JTAG Device Pin Functions** 

# MSP430 devices with Spy-Bi-Wire (SBW) access

The SBW interface and any access to the JTAG interface is disabled while the TEST/SBWTCK pin is held low. This is accomplished by an internal pulldown resistor. The pin can also be tied low externally. Pulling the TEST/SBWTCK pin high enables the SBW interface and disables the  $\overline{RST}/NMI$  functionality of the  $\overline{RST}/NMI/SBWTDIO$  pin. While the SBW interface is active, the internal reset signal is held high, and the internal NMI signal is held at the input value seen at  $\overline{RST}/NMI$  with TEST/SBWTCK going high. Devices with SBW also support the standard 4-wire interface. The 4-wire JTAG interface access is enabled by pulling the SBWTDIO line low and then applying a clock on SBWTCK. The 4-wire JTAG mode is exited by holding the TEST/SWBCLK low for more than 100  $\mu$ s.

To select the 2-wire SBW mode, the SBWTDIO line is held high and the first clock is applied on SBWTCK. After this clock, the normal SBW timings are applied starting with the TMS slot, and the normal JTAG patterns can be applied, typically starting with the Tap Reset and Fuse Check sequence. The SBW mode is exited by holding the TEST/SWBCLK low for more than 100  $\mu$ s.

In devices implementing the Bootstrap Loader (BSL), the TEST/SBWTCK and RST/NMI/SBWTDIO are also used to invoke the BSL. In Figure 8-11, different cases used to enter the SBW/JTAG or BSL mode are shown.






Figure 8-11. JTAG Access Entry Sequences (for Devices Supporting SBW)

NOTE: On some Spy-Bi-Wire capable MSP430 devices the TEST/SBWTCK is very sensitive to rising signal edges which could cause the test logic to enter a state where according entry sequences (either 2-wire or 4-wire) are not recognized correctly and JTAG access stays disabled. Unintentional edges on the SBWTCK most probably occur when the JTAG connector gets connected to the target device. There are two possibilities to work around this problem and ensure a stable JTAG access initialization:

- SBWTCK needs to be actively driven low before powering up the device or during the connector plug in action to avoid unintentional rising signal edges.
- Run the according initialization sequence multiple times (two to three repeats are typically sufficient to establish a stable connection).

# 8.3.1.2 Fuse Check and Reset of the JTAG State Machine (TAP Controller)

Reference functions: ResetTAP, ResetTAP sbw



Each MSP430 family device includes a physical fuse used to permanently disable memory access via JTAG communication. When this fuse is programmed (or blown), access to memory via JTAG is permanently disabled and cannot be restored. When initializing JTAG access after power up, a fuse check must be done before JTAG access is granted. Toggling of the TMS signal twice performs the check.

While the fuse is tested, a current of up to 2 mA flows into the TDI input (or into the TEST pin on devices without dedicated JTAG pins). To enable settling of the current, the low phase of the two TMS pulses should last a minimum of 5 µs.

Under certain circumstances (e.g., plugging in a battery), a toggling of TMS may accidentally occur while TDI is logical low. In that case, no current flows through the security fuse, but the internal logic remembers that a fuse check was performed. Thus, the fuse is mistakenly recognized as programmed (e.g., blown). To avoid the issue, newer MSP430 JTAG implementations also reset the internal fuse-check logic on performing a reset of the TAP controller. Thus, it is recommended to first perform a reset of the TAP and then check the JTAG fuse status as shown in Figure 8-12. To perform a reset of the TAP controller it is recommended that a minimum of six TCK clocks be sent to the target device while TMS is high followed by setting TMS low for at least one TCK clock. This sets the JTAG state machine (TAP controller) to a defined starting point: the Run-Test/Idle state. This procedure can also be used at any time during JTAG communication to reset the JTAG port.




Figure 8-12. Fuse Check and TAP Controller Reset

Following the same sequence in SBW mode has the side effect of changing the TAP controller state while the fuse check is performed. As described in Section 8.2.3.1, the internal signal TCK is generated automatically in every TDI\_SLOT. Performing a fuse check in SBW mode, starting directly after a reset of the TAP controller, ends in its Exit2-DR state. Two more dummy TCKs must be generated to return to Run-Test/Idle state; one TCK with SBWTDIO being high during the TMS SLOT followed by one TCK with SBWTDIO being low during the TMS\_SLOT (reference function: ResetTAP\_sbw).

NOTE: A dedicated fuse check sequence (toggling TMS twice) is not required for the MSP430F5xx family. Those families implement a software mechanism rather than a hardware fuse (which needs to be checked or burned) to enable JTAG security protection.



# 8.3.2 General Device (CPU) Control Functions

The functions described in this section are used for general control of the target MSP430 CPU, as well as high-level JTAG access and bus control.

#### 8.3.2.1 Function Reference for 1xx/2xx/4xx Families

#### 8.3.2.1.1 Taking the CPU Under JTAG Control

Reference function: GetDevice, GetDevice\_sbw, GetDevice\_430X

After the initial fuse check and reset, the target device's CPU must be taken under JTAG control. This is done by setting bit 10 (TCE1) of the JTAG control signal register to 1. Thereafter, the CPU needs some time to synchronize with JTAG control. To check if the CPU is synchronized, bit 9 (TCE) is tested (sync successful if set to 1). Once this bit is verified as high, the CPU is under the control of the JTAG interface. Following is the flow used to take the target device under JTAG control.

<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>		
DD CHIEFT( / 02401 )		
DR_SHIFT16(0x2401)		
<pre>IR_SHIFT("IR_CNTRL_SIG_CAPTURE")</pre>		
DR_SHIFT16(0x0000)	No	
Bit 9 of TDOword = 1?		
Yes		
CPU is under JTAG control		

#### 8.3.2.1.2 Set CPU to Instruction-Fetch

Reference function: SetInstrFetch

Sometimes it is useful for the target device to directly execute an instruction presented by a host over the JTAG port. To accomplish this, the CPU must be set to the instruction-fetch state. With this setting, the target device CPU loads and executes an instruction as it would in normal operation, except that the instruction is transmitted via JTAG. Bit 7 of the JTAG control signal register indicates that the CPU is in the instruction-fetch state. TCLK should be toggled while this bit is zero. After a maximum of seven TCLK clocks, the CPU should be in the instruction-fetch mode. If not (bit 7 = 1), a JTAG access error has occurred and a JTAG reset is recommended.

<pre>IR_SHIFT("IR_CNTRL_SIG_CAPTURE")</pre>	
DR_SHIFT16(0x0000) = Readout data	
Bit 7 of TDOvalue = 0?	
ClrTCLK	
SetTCLK	
CPU is in the instruction-fetch state	



# 8.3.2.1.3 Setting the Target CPU Program Counter (PC)

To use some of the features of the JTAG interface provided by the MSP430, setting of the CPU PC of the target device is required. The following flow is used to accomplish this. Implementations for both the MSP430 and MSP430X architectures are shown.

MSP430 architecture: Reference function: SetPC

```
CPU must be in the instruction-fetch state prior to the following sequence.

IR_SHIFT("IR_CNTRL_SIG_16BIT")

DR_SHIFT16(0x3401) : release low byte

IR_SHIFT("IR_DATA_16BIT")

DR_SHIFT16(0x4030) : Instruction to load PC

ClrtCLK

SetTCLK

DR_SHIFT16("PC_Value") : Insert the value for PC

ClrtCLK

IR_SHIFT("IR_ADDR_CAPTURE")

SetTCLK

ClrtCLK : Now PC is set to "PC_Value"

IR_SHIFT("IR_CNTRL_SIG_16BIT")

DR_SHIFT16(0x2401) : low byte controlled by JTAG

Load PC completed
```

MSP430X architecture: Reference function: SetPC\_430X

CPU must be in the instruction-fetch state prior to the following sequence.	
<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>	
DR_SHIFT16(0x3401) : release low byte	
IR_SHIFT("IR_DATA_16BIT")	
DR_SHIFT16(0x0X80) : Instruction to load PC, X = PC(19:16)	
ClrTCLK	
SetTCLK	
DR_SHIFT16("PC(15:0)") : Insert the value for PC(15:0)	
ClrTCLK	
IR_SHIFT("IR_ADDR_CAPTURE")	
SetTCLK	
ClrTCLK : Now PC is set to "PC_Value"	
IR_SHIFT("IR_CNTRL_SIG_16BIT")	
DR_SHIFT16(0x2401) : low byte controlled by JTAG	
Load PC completed	



# 8.3.2.1.4 Controlled Stop/Start of the Target CPU

Reference function: HaltCPU/ReleaseCPU

While a memory location is accessed by the JTAG interface, the target device's CPU should be taken into a defined halt state. Stopping of the CPU is supported by the HALT\_JTAG bit (bit 3) in the JTAG control signal register, which is set to 1 with execution of the HaltCPU function. After accessing the required memory location(s), the CPU can be returned to normal operation. This function is implemented via the ReleaseCPU prototype and simply resets the HALT\_JTAG bit.

CPU must	be in the instruction-fetch state prior to the following sequence	
	IR_SHIFT("IR_DATA_16BIT")	
HaltCPU	${\tt DR\_SHIFT16(0x3FFF)}$ : "JMP \$" instruction to keep CPU from changing the state	
	ClrTCLK	
	<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>	
	DR_SHIFT16(0x2409) : set HALT_JTAG bit	
	SetTCLK	
	Now the CPU is in a controlled state and is not altered during memory accesses. Note: Do not reset the HALT_JTAG bit $(= 0)$ while accessing the target memory.	
	Memory Access Performed Here	
	The CPU is switched back to normal operation using ReleaseCPU.	
	ClrTCLK	
	<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>	
ReleaseC PU	DR_SHIFT16(0x2401) : Clear HALT_JTAG bit	
	IR_SHIFT("IR_ADDR_CAPTURE")	
	SetTCLK	

The CPU is now in the instruction-fetch state and ready to receive a new JTAG instruction. If the PC has been changed while the memory was being accessed, the PC must be loaded with the correct address.



# 8.3.2.1.5 Resetting the CPU While Under JTAG Control

Reference function: ExecutePOR

Sometimes it is required to reset the target device while under JTAG control. It is recommended that a reset be performed before programming or erasing the flash memory of the target device. When a reset has been performed, the state of the target CPU is equivalent to that after an actual device power up. The following flow is used to force a power-up reset.

IR_SHIFT("IR_CNTRL_SIG_16BI	T")
DR_SHIFT16(0x2C01)	: Apply Reset
DR_SHIFT16(0x2401)	: Remove Reset
ClrTCLK	
SetTCLK	
ClrTCLK	
SetTCLK	
ClrTCLK	
<pre>IR_SHIFT("IR_ADDR_CAPTURE")</pre>	
SetTCLK	
pointed to by the data stored in the re	pints to the start address of the user program, which is the address eset vector memory location 0xFFFEh and all registers are set to eir respective power-up values.
The target device's watchdog timer	must now be disabled to avoid an undesired reset of the target.
IR_SHIFT("IR_DATA_16BIT")	
DR_SHIFT16(0x3FFF) : "JMP state	\$" instruction to keep CPU from changing the
ClrTCLK	
IR_SHIFT("IR_CNTRL_SIG_16BI	T")
DR_SHIFT16(0x2409) : set H	ALT_JTAG bit
SetTCLK	
ClrTCLK	
IR_SHIFT("IR_CNTRL_SIG_16BI	T") : Disable Watchdog
DR_SHIFT16(0x2408)	: Set to Write
IR_SHIFT("IR_ADDR_16BIT")	
DR_SHIFT16(0x0120)	: Set Watchdog Control Register Address
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>	
DR_SHIFT16(0x5A80)	: Write to Watchdog Control Register
SetTCLK	
The target CF	PU is now released for the next operation.
ClrTCLK	
IR_SHIFT("IR_CNTRL_SIG_16BI	T")
DR_SHIFT16(0x2401) : Set t	o Read
IR_SHIFT("IR_ADDR_CAPTURE")	
SetTCLK	



#### 8.3.2.1.6 Release Device From JTAG Control

Reference function: ReleaseDevice

After the desired JTAG communication is completed, the CPU is released from JTAG control. There are two ways to accomplish this task:

- Disconnect the external JTAG hardware and perform a true power-up reset. The MSP430 then starts executing the program code beginning at the address stored at 0xFFFEh (the reset vector).
- Release MSP430 from JTAG control. This is done by performing a reset using the JTAG control signal register. The CPU must then be released from JTAG control by using the IR\_CNTRL\_SIG\_RELEASE instruction. The target MSP430 then starts executing the program at the address stored at 0xFFFE.

Flow to release the target device:

<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>		
DR_SHIFT16(0x2C01) : Apply Reset		
DR_SHIFT16(0x2401) : Remove Reset		
<pre>IR_SHIFT("IR_CNTRL_SIG_RELEASE")</pre>		
The target CPU starts program execution with the address stored at location 0x0FFFE (reset vector).		

NOTE: It is not recommended to release the device from JTAG control (or perform a power-up cycle) during an erase-program-verify memory access cycle. Releasing the device from JTAG control starts execution of the previously programmed user code, which might change the flash memory content. In that case, verification of the memory content against the originally programmed code image would fail.



## 8.3.2.2 Function Reference for 5xx Family

## 8.3.2.2.1 Taking the CPU Under JTAG Control

Reference function: GetDevice\_430Xv2

Also for the 5xx family, the CPU is taken under JTAG control by setting bit 10 (TCE1) of the JTAG control signal register to 1. While the flow to take the target device under JTAG control is identical to the flow described in Section 8.3.2.1.1, additional actions must be taken to completely take over control of the target CPU; e.g., it is not recommended to take over control without performing a CPU reset by setting the POR signal in the JTAG Control Signal Register. Also, care must be taken that the CPU is in the Full-Emulation-State (equivalent to the Instruction-Fetch state for MSP430/MSP430X architectures) by setting the CPUSUSP signal and providing a number of TCLK until the CPU pre-fetch pipes are cleared. The following flow shows the full sequence required to get the CPU in the Full-Emulation-State.

<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>	
DR_SHIFT16(0x1501)	
<pre>IR_SHIFT("IR_CNTRL_SIG_CAPTURE")</pre>	
DR_SHIFT16(0x0000)	No.
Bit 9 of TDOword = 1?	140
Yes	
CPU is under JTAG control - always apply Power on Reset (POR) afterwards.	
ClrTCLK	
SetTCLK	
<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>	
$\label{eq:dr_shift} {\tt DR\_SHIFT16(0x0C01)} \; : \; {\tt clear} \; {\tt CPUSUSP} \; {\tt signal} \; {\tt and} \; {\tt apply} \; {\tt POR}$	
DR_SHIFT16(0x0401) : clear POR signal	
ClrTCLK	Repeat 5
	times
SetTCLK	
DR_SHIFT16(0x0501) : set CPUSUSP signal again	
*****	
DR_SHIFT16(0x0501) : set CPUSUSP signal again	

Reference function: GetCoreID

Figure 8-13 shows the JTAG-entry sequence for 430Xv2 devices. If no valid JTAG-ID is returned by the first entry sequence, a second one that uses a magic pattern is applied. The differences between the two entry sequences are that the second sequence hold the device in reset and feeds in a magic pattern (0xA55A) by using the JTAG-Mailbox. The magic pattern is read by the BootCode and the device is set in LPM4. User code execution is stopped in LPM4.






Figure 8-13. JTAG Entry Sequence for 430Xv2 Devices



# 8.3.2.2.2 Setting the Target CPU Program Counter (PC)

To use some of the features of the JTAG interface provided by the MSP430Xv2 architecture, setting of the CPU PC of the target device is required. The following flow is used to accomplish this. With the MSP430Xv2 architecture it is strongly recommended that after setting the PC no additional memory access is performed other than the described quick access methods under Section 8.3.3.3 and Section 8.3.7. After setting the PC the target device can be either released from JTAG control or continued to be clocked by providing TCLK to execute user program code which was previously stored at the memory location the PC is now pointing to. In any way, before the memory can be accessed again the CPU must be put again into the Full-Emulation-State like described in Section 8.3.2.2.1.

MSP430Xv2 architecture: Reference function: SetPC 430Xv2

CPU must be in the Full-Emulation-State prior to the following sequence.
ClrTCLK
IR_SHIFT("IR_DATA_16BIT")
SetTCLK
DR_SHIFT16("MOVA opcode incl. upper nibble of 20 bit PC value")
<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>
DR_SHIFT16(0x1400) : release low byte
IR_SHIFT("IR_DATA_16BIT")
ClrTCLK
SetTCLK
DR_SHIFT16("PC_Value") : Insert the lower 16 bit value for PC
ClrTCLK
SetTCLK
DR_SHIFT16(0x4303) : insert NOP instruction to be pre-fetched by CPU
ClrTCLK : Now PC is set
<pre>IR_SHIFT("IR_ADDR_CAPTURE")</pre>
DR_SHIFT20(0x00000)
Load PC completed



#### 8.3.2.2.3 Release Device from JTAG control

Also for 5xx family, both ways described in Section 8.3.2.1.6 can be applied. Note that a POR (power-on-reset) using the JTAG control signal register is not equivalent to a true power-up reset, which additionally issues a BOR (brownout reset) prior to the POR. Only a BOR causes the target devices' boot code to be executed, which performs various calibration and configuration tasks. Thus, the 5xx JTAG interface is enhanced with the capability to generate a BOR through the JTAG interface by accessing a dedicated JTAG data register. As soon as the appropriate BOR bit in the JTAG data register is set, the device is released from JTAG and performs a complete brownout reset startup sequence. See the ReleaseDevice\_Xv2 reference function for implementation details. Also see the MSP430x5xx Family User's Guide System Resets, Interrupts and Operating Modes, System Control Module (SYS) chapter for more information about various reset sources and device boot behavior.

Reference function: ReleaseDevice 430Xv2

NOTE: It is not recommended to release the device from JTAG control (or perform a power-up cycle) during an erase-program-verify memory access cycle. Releasing the device from JTAG control starts execution of the previously programmed user code, which might change the flash memory content. In that case, verification of the memory content against the originally programmed code image would fail.



# 8.3.3 Accessing Non-Flash Memory Locations With JTAG

#### 8.3.3.1 Read Access

To read from any memory address location (peripherals, RAM, or flash), the R/W signal must be set to READ using the JTAG control signal register (bit 0 set to 1). The MSP430 MAB must be set to the specific address to be read using the IR\_ADDR\_16BIT instruction while TCLK is 0. To capture the corresponding value of the MSP430 MDB, the IR\_DATA\_TO\_ADDR instruction must be executed. After the next rising edge of TCLK, the data of this address is present on the MDB. The MDB can now be captured and read out via the TDO pin using a 16-bit JTAG data access. When TCLK is set low again, the address of the next memory location to be read can be applied to the target MAB. Following is the flow required to read data from any memory address of a target device. Implementations for both the MSP430 and MSP430X architectures are shown.

MSP430 architecture, Reference function: ReadMem

Set CPU to stopped state (HaltCPU)		
ClrTCLK		
IR_SHIFT("IR_CNTRL_SIG_	16BIT")	
DR_SHIFT16(0x2409)	: Read Memory	
IR_SHIFT("IR_ADDR_16BIT	")	
DR_SHIFT16("Address")	: Set desired address	
IR_SHIFT("IR_DATA_TO_AD	DR")	
SetTCLK		Yes
ClrTCLK		
DR_SHIFT16(0x0000)	: Memory value shifted out on TDO	
Read again?		
No		
ReleaseCPU should now be executed, returning the CPU to normal operation.		

MSP430X architecture, Reference function: ReadMem\_430X

Set CPU to stopped state (HaltCPU)		
ClrTCLK		
IR_SHIFT("IR_CNTRL_SIG_	_16BIT")	
DR_SHIFT16(0x2409)	: Read Memory	
IR_SHIFT("IR_ADDR_16BIT	)	
DR_SHIFT20("Address")	: Set desired address	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>		
SetTCLK		Yes
ClrTCLK		
DR_SHIFT16(0x0000)	: Memory value shifted out on TDO	
Read again?		
	No	
ReleaseCPU should	now be executed, returning the CPU to normal operation	).

MSP430Xv2 architecture, Reference function: ReadMem\_430Xv2



CPU must be in the Full-Emulation-State prior to the following sequence.		
ClrTCLK		
IR_SHIFT("IR_ADDR_16BIT")		
DR_SHIFT20("Address") : Set desired address		
IR_SHIFT("IR_DATA_TO_ADDR")		
SetTCLK		
ClrTCLK	Yes	
DR_SHIFT16(0x0000) : Memory value shifted out on TDO		
SetTCLK		
ClrTCLK		
SetTCLK		
Read again?		
No		
CPU is now again in Full-Emulation-State.		

#### 8.3.3.2 Write Access

To write to a memory location in peripherals or RAM (but not flash), the R/W signal must be set to WRITE using the JTAG control signal register (bit 0 set to 0). The MAB must be set to the specific address using the IR\_ADDR\_16BIT instruction while TCLK is low. The MDB must be set to the data value to be written using the IR\_DATA\_TO\_ADDR instruction and a 16-bit JTAG data input shift. On the next rising edge of TCLK, this data is written to the selected address set by the value on the MAB. When TCLK is asserted low, the next address and data to be written can be applied to the MAB and MDB. After completion of the write operation, it is recommended to set the R/W signal back to READ. Following is the flow for a peripheral or RAM memory address write. Implementations for both the MSP430 and MSP430X architectures are shown.

MSP430 architecture, Reference function: WriteMem

Set CPU to stopped state (HaltCPU)		
ClrTCLK		
IR_SHIFT("IR_CNTRL_SIG_1	6BIT")	
DR_SHIFT16(0x2408)	: Write Memory	
IR_SHIFT("IR_ADDR_16BIT"	)	
DR_SHIFT16("Address")	: Set desired address	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>		Yes
DR_SHIFT16("Data")	: Send 16-bit Data	163
SetTCLK		
	Write again?	
No		
ReleaseCPU should now be executed, returning the CPU to normal operation.		

MSP430X architecture, Reference function: WriteMem 430X

Set CPU to stopped state (HaltCPU)		
ClrTCLK		
IR_SHIFT("IR_CNTRL_SIG_16BIT")		
DR_SHIFT16(0x2408)	: Write Memory	



IR_SHIFT("IR_ADDR_16BIT")		
DR_SHIFT20("Address") : Set desired address		
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>	Yes	
DR_SHIFT16("Data") : Send 16-bit Data	les	
SetTCLK		
Write again?		
No		
ReleaseCPU should now be executed, returning the CPU to normal operation.		

MSP430Xv2 architecture, Reference function: WriteMem\_430Xv2

CPU must be in the Full-Emulation-State prior to the following sequence.		
ClrTCLK		
<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>		
DR_SHIFT16(0x0500) : Write Memory		
<pre>IR_SHIFT("IR_ADDR_16BIT")</pre>		
DR_SHIFT20("Address") : Set desired address		
SetTCLK		
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>		
DR_SHIFT16("Data") : Send 16-bit Data	Yes	
ClrTCLK		
<pre>IR_SHIFT("IR_CNTRL_SIG_16B IT")</pre>		
DR_SHIFT16(0x0501)		
SetTCLK		
ClrTCLK		
SetTCLK		
Write again?		
No		
CPU is now again in Full-Emulation-State.		

# 8.3.3.3 Quick Access of Memory Arrays

The JTAG communication implemented on the MSP430 also supports access to a memory array in a more efficient manner. The instruction IR\_DATA\_QUICK is used to accomplish this operation. The R/W signal selects whether a read or write access is to be performed. Before this instruction can be loaded into the JTAG IR register, the program counter (PC) of the target MSP430 CPU must be set to the desired memory starting address. After the IR\_DATA\_QUICK instruction is shifted into the IR register, the PC is incremented by two with each falling edge of TCLK, automatically pointing the PC to the next memory location. The IR\_DATA\_QUICK instruction allows setting the corresponding MDB to a desired value (write), or captures (reads) the MDB with a DR\_SHIFT16 operation. The MDB should be set when TCLK is low. On the next rising TCLK edge, the value on the MDB is written into the location addressed by the PC. To read a memory location, TCLK must be high before the DR\_SHIFT16 operation is executed.

# 8.3.3.3.1 Flow for Quick Read (All Memory Locations)

Both MSP430 and MSP430X architecture, Reference function: ReadMemQuick

Set PC to start address – 4 (SetPC resp. SetPC_430X)		
Switch CPU to stopped state (HaltCPU)		
ClrTCLK		
IR_SHIFT("IR_CNTRL_SIG_16BIT")		



ReleaseCPU should now be executed, returning the CPU to normal operation. Reset the target CPU's PC if needed (SetPC).			
No			
Read From Next Address?			
ClrTCLK	: Auto-increments PC		
DR_SHIFT16(0x0000)	: Memory value shifted out on TDO	103	
SetTCLK		Yes	
IR_SHIFT("IR_DATA_QUICE	ζ")		
DR_SHIFT16(0x2409)	: Set RW to read		

MSP430Xv2 architecture, Reference function: ReadMem\_430Xv2

CPU must be in the Full-Emulation-State prior to the following sequence.		
Set PC to start address (SetPC_Xv2)		
SetTCLK		
IR_SHIFT("IR_CNTRL_SIG	G_16BIT")	
DR_SHIFT16(0x0501)	: Set RW to read	
IR_SHIFT("IR_ADDR_CAPT	TURE")	
IR_SHIFT("IR_DATA_QUIO	CK")	
SetTCLK		
ClrTCLK	: Auto-increments PC	Vac
DR_SHIFT16(0x0000)	: Memory value shifted out on TDO	Yes
Read From Next Address?		
No		
Get CPU in Full-Emulation-State.		

**NOTE:** For the MSP430F5xx family quick memory access must be used with care as the PC already points to one address ahead of the actual address to be read. This could easily lead to security access violations especially at the end of a physical memory block.



# 8.3.3.3.2 Flow for Quick Write (RAM and Peripheral Memory Only)

Both MSP430 and MSP430X architecture, Reference function: WriteMemQuick

Set PC to start address – 4 (SetPC)		
Switch CPU to stopped state (HaltCPU)		
ClrTCLK		
IR_SHIFT("IR_CNTRL_S	IG_16BIT")	
DR_SHIFT16(0x2408)	: Set RW to write	
<pre>IR_SHIFT("IR_DATA_QUICK")</pre>		
DR_SHIFT16("Data")	: Set data	Yes
SetTCLK		103
ClrTCLK	: Auto-increments PC	
V	Write To Next Address?	
No		
ReleaseCPU should now be executed, returning the CPU to normal operation. Reset the target CPU's PC if needed (SetPC).		

**NOTE:** Quick memory write access is not supported for the MSP430F5xx family.

# 8.3.4 Programming the Flash Memory (Using the Onboard Flash Controller)

## 8.3.4.1 Function Reference for 1xx/2xx/4xx Families

Reference function: WriteFLASH

This section describes one method available to program the flash memory module in an MSP430 device. It uses the same procedure that user-defined application software would utilize, which would be programmed into a production-equipment MSP430 device. Note that nonconsecutive flash memory addressing is supported.

This programming method requires a TCLK frequency of 350 kHz  $\pm$  100 kHz while the erase or programming cycle is being executed. For more information on the flash controller timing, see the corresponding MSP430 user's guide and specific device data sheet. Table 8-8 shows the required minimum number of TCLK cycles, depending on the action performed on the flash (for FCTL2 register bits 0 to 7 = 0x40 as defined in the MSP430 user's guide).

Table 8-8. Erase/Program Minimum TCLK Clock Cycles

Flash Action	Minimum TCLK Count
Segment erase	4820
Mass erase	5300 to 10600 <sup>(1)</sup>
Program word	35

<sup>(1)</sup> MSP430 device dependent, see device-specific data sheet. See Section 8.3.5 for more details.



The following JTAG communication flow shows programming of the MSP430 flash memory using the onboard flash controller. In this implementation, 16-bit words are programmed into the main flash memory area. To program bytes, the BYTE bit in the JTAG CNTRL\_SIG register must be set high while in programming mode. StartAddr is the starting address of the flash memory array to be programmed.

Switch Cl	PU to stopped state (HaltC	PU)	
ClrTCLK		,	
IR_SHIFT("IR_CNTRL_SIG_16BIT")			
	DR_SHIFT16(0x2408) : Set RW to Write		
IR_SHIFT("IR_ADDR_16BIT")			
DR_SHIFT16(0x0128) (1) :	: Point to FCTL1 Ad	ldress	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>			
DR_SHIFT16(0xA540) :	Enable FLASH Writ	e Access	
SetTCLK			
ClrTCLK			
<pre>IR_SHIFT("IR_ADDR_16BIT")</pre>			
DR_SHIFT16(0x012A) (1) :	Point to FCTL2 Ad	ldress	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>			
DR_SHIFT16(0xA540) :	: Source is MCLK, d	livider by 1	
SetTCLK			
ClrTCLK			
<pre>IR_SHIFT("IR_ADDR_16BIT")</pre>			
DR_SHIFT16(0x012C) (1) :	Point to FCTL3 Ad	ldress	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>			
DR_SHIFT16(0xA500) (2) :	Clear FCTL3 Regis	ter	
SetTCLK			
ClrTCLK			
IR_SHIFT("IR_CNTRL_SIG_16BIT	" )		
DR_SHIFT16(0x2408)	Set RW to Write		
<pre>IR_SHIFT("IR_ADDR_16BIT")</pre>			
DR_SHIFT16("Address") (1)	Set Address for W	rite	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>			
DR_SHIFT16("Data")	: Set Data for Writ	e	
SetTCLK			Yes
ClrTCLK			
IR_SHIFT("IR_CNTRL_SIG_16BIT	"")		
DR_SHIFT16(0x2409)	Set RW to Read		
SetTCLK		Repeat 35 times (3)	
ClrTCLK		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Write And	other Flash Address?		
TD GYTTPM/HTD GYTTPT GTG 55	No		
IR_SHIFT("IR_CNTRL_SIG_16BIT			
DR_SHIFT16(0x2408) : Set RW to Write			
	IR_SHIFT("IR_ADDR_16BIT")		
	: Point to FCTL1 Ad	aress	
IR_SHIFT("IR_DATA_TO_ADDR")			

- (1) Replace with DR\_SHIFT20("Address") when programming an MSP430X architecture device.
- (2) Substitute 0xA540 for '2xx devices for Info-Segment A programming.
- (3) Correct timing required. Must meet min/max TCLK frequency requirement of 350 kHz ± 100 kHz.



DR_SHIFT16(0xA500)	: Disable FLASH Write Access	
SetTCLK		
ClrTCLK		
IR_SHIFT("IR_ADDR_16BIT")		
DR_SHIFT16(0x012C) (1)	: Point to FCTL3 Address	
IR_SHIFT("IR_DATA_TO_ADDR"	)	
DR_SHIFT16(0xA500) (2)	: Disable FLASH Write Access	
SetTCLK		
ReleaseCPU should now be executed, returning the CPU to normal operation.		

#### 8.3.4.2 Function Reference for 5xx Family

Having its own dedicated Timing Generator available on chip, Flash access with the 5xx family becomes significantly easier compared to the other MSP430 families. One need not take care about providing a certain erase/program frequency via the TCLK signal. All timings, required for both Flash memory eraseand write-access, are generated automatically. Basis for the following is that the Flash memory access operation can be initiated from within RAM, like described in the relevant MSP430x5xx Family User's Guide chapters. This report describes how to load an appropriate code in the target devices' RAM and control the correct execution of the code using the JTAG interface. Controlling the execution of the target code can be done in two ways; either the target is kept under JTAG control or released from JTAG control. Keeping the device under JTAG control requires a certain amount of TCLK cycles being provided to the device to clock the CPU through the program code. Releasing the device form JTAG control makes the CPU execute the program code in free running mode. After the desired operation is finished the device must be taken under JTAG control again. Both methods have their pros and cons. While having a free-running device can increase Flash programming speed to its upper limit, it requires a polling mechanism via JTAG to retrieve the current target device state. On the other hand such a polling mechanism is not suitable for systems where more than one target device is to be accessed in parallel. As all targets would not run at exactly the same frequency, keeping them under JTAG control would be the recommended approach for those parallel access setups.

Exchanging information between the target devices' CPU and JTAG (e.g. for device state polling purposes) is realized by using a new feature of the 5xx JTAG implementation: The JTAG mailbox system. The idea behind the JTAG mailbox system is to have a direct interface to the CPU during debugging, programming and test that is identical for all '430 devices of this family and uses only few or no user application resources (reference to MSP430x5xx Family User's Guide System Resets, Interrupts and Operating Modes, System Control Module (SYS) chapter).

Figure 8-14 shows the general flow required to perform Flash memory operations on 5xx devices through the JTAG interface. The term Flash-Access-Code stands for an appropriate executable MSP430 code that can be used to perform the according Flash access operation. The following sections refer to the term Flash-Write-Code for code that is used to program the flash memory and Flash-Erase-Code for code that is used to erase the flash memory.






Figure 8-14. Accessing Flash Memory

Reference function: WriteFLASH 430Xv2 and WriteFLASH 430Xv2 wo release

This section describes one method to program the flash memory subsequently with 16-bit word data by executing an appropriate Flash-Write-Code in RAM and providing the data to the CPU via the JTAG mailbox system. The provided source code example includes a Flash-Write-Code example that has the capability to be parameterized in binary state. Figure 8-15 shows a generic map of the binary image of the Flash-Access-Code(s) provided with this document.






Figure 8-15. Flash Access Code Binary Image Map

- The code is position independent.
- The first address holds an offset value relative to the actual program code start address. The current address plus the offset value results in the value that must be assigned to the Program Counter before starting execution of the code.
- Space for code specific parameters.
- Actual program code.
- · Endless loop at the end.

The Flash-Write-Code in particular takes the following parameters:

- StartAddr. First address in target memory to be written to
- Length: Number of 16-bit words to be written
- FCTL3: The value to be written into FCTL3 of the Flash controller module (basically to define whether LOCKA should be set or not)

When executing the Flash-Write-Code (either under JTAG control or free-running) the data to be programmed into the targets' flash memory needs to be provided through the JTAG mailbox system. The following sequences show how this is established in both JTAG-control- and free-running-mode.

Under JTAG control

Target device is under JTAG control		
IR_SHIFT("IR_JB_EXCHANGE")		
DR_SHIFT16(0x0001)	: Send input request to JTAG mailbox	
DR_SHIFT16("Data")	: Shift 16 bit word into JTAG mailbox	Yes
Provide TCLK cycles for Flash-Write-Code processing (at least 30 cycles in a minimum time of $t_{Word}$ MAX (see the device-specific data sheet))		
Write Another Flash Address?		
No		
Get target device in Full-Emulation-State		

Released from JTAG control



Target device is released from JTAG control (free running)			
IR_SHIFT("IR_JB_EXCHAN	IR_SHIFT("IR_JB_EXCHANGE")		
DR_SHIFT16(0x0001)	: Send input request to JTAG mailbox		
DR_SHIFT16("Data")	: Shift 16 bit word into JTAG mailbox		
DR_SHIFT16(0x0000)	No.	Yes	
Bit 0 of TDOword = 1 ?			
Yes	Yes		
Write	Write Another Flash Address?		
	No		
Get target device in Full-Emulation-State			

# 8.3.5 Erasing the Flash Memory (Using the Onboard Flash Controller)

#### 8.3.5.1 Function Reference for 1xx/2xx/4xx Families

Reference function: EraseFLASH

This section describes how to erase one segment of flash memory (ERASE\_SGMT), how to erase the device main memory (ERASE\_MAIN), and how to perform an erase of the complete flash memory address range including, main and info flash segments (ERASE\_MASS). This method requires the user to provide a TCLK signal at a frequency of 350 kHz  $\pm$  100 kHz while the erase cycle is being executed, as is also the case when programming the flash memory. The following tables show the segment and mass erase flows, respectively, and the minimum number of TCLK cycles required by the flash controller to perform each action (FCTL2 register bits 0 to 7 = 0x40).

# 8.3.5.1.1 Flow to Erase a Flash Memory Segment

Switch CPU to stopped state (HaltCPU)					
ClrTCLK					
IR_SHIFT("IR_CNTRL_SIG_16BIT")					
DR_SHIFT16(0x2408)	:	Set RW to Write			
IR_SHIFT("IR_ADDR_16BIT")					
DR_SHIFT16(0x0128) (1)	:	Point to FCTL1 Address			
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>					
DR_SHIFT16(0xA502)	:	Enable FLASH segment erase			
SetTCLK					
ClrTCLK					
<pre>IR_SHIFT("IR_ADDR_16BIT")</pre>					
DR_SHIFT16(0x012A) (1)	:	Point to FCTL2 Address			
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>					
DR_SHIFT16(0xA540)	:	Source is MCLK, divider by 1			
SetTCLK					
ClrTCLK					
IR_SHIFT("IR_ADDR_16BIT")					
DR_SHIFT16(0x012C) (1)	:	Point to FCTL3 Address			
IR_SHIFT("IR_DATA_TO_ADDR")					
DR_SHIFT16(0xA500) (2)	:	Clear FCTL3 Register			

<sup>(1)</sup> Replace with DR\_SHIFT20("Address") when programming an MSP430X architecture device.

<sup>&</sup>lt;sup>(2)</sup> Substitute 0xA540 for '2xx devices for Info-Segment A programming.



SetTCLK		
ClrTCLK		
IR_SHIFT("IR_ADDR_16BIT")		
DR_SHIFT16("EraseAddr") (1)	: Set Address for	Erase <sup>(3)</sup>
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>		
DR_SHIFT16(0x55AA)	: Write Dummy Da	ata for Erase
SetTCLK		
ClrTCLK		
IR_SHIFT("IR_CNTRL_SIG_16BIT")		
DR_SHIFT16(0x2409)	: Set RW to Rea	d
SetTCLK		Repeat 4819 times (4)
ClrTCLK		Repeat 4019 times V
IR_SHIFT("IR_CNTRL_SIG_16BIT")		
DR_SHIFT16(0x2408)	: Set RW to Wri	te
IR_SHIFT("IR_ADDR_16BIT")		
DR_SHIFT16(0x0128) (5)	: Point to FCTL	1 Address
IR_SHIFT("IR_DATA_TO_ADDR")		
DR_SHIFT16(0xA500)	: Disable FLASH	Erase
SetTCLK		
ClrTCLK		
IR_SHIFT("IR_ADDR_16BIT")		
DR_SHIFT16(0x012C) (5)	: Point to FCTL	3 Address
IR_SHIFT("IR_DATA_TO_ADDR")		
DR_SHIFT16(0xA500) (6)	: Disable FLASH	Write Access
SetTCLK		
ReleaseCPU should now be execute	d, returning the CPU to	normal operation.

<sup>(3)</sup> The EraseAddr parameter is the address pointing to the flash memory segment to be erased.

<sup>(4)</sup> Correct timing required. Must meet min/max TCLK frequency requirement of 350 kHz ±100 kHz.

Replace with DR\_SHIFT20("Address") when programming an MSP430X architecture device.

<sup>(6)</sup> Substitute 0xA540 for '2xx devices for Info-Segment A programming.



## 8.3.5.1.2 Flow to Erase the Entire Flash Address Space (Mass Erase)

Beside the TCLK signal at a frequency of 350 kHz ± 100 kHz (used for the Flash Timing Generator, data sheet parameter f<sub>FTG</sub>), two more data sheet parameters must be taken into account when using the described method to perform a mass or main memory erase. The first is t<sub>CMErase</sub> (cumulative mass erase time) and the second is t<sub>Mass Erase</sub> (mass erase time). Two different specification combinations of these parameters are currently implemented in dedicated MSP430 devices. Table 8-9 shows an overview of the parameters (assuming a maximum TCLK frequency of 450 KHz).

Table 8-9. Flash Memory Parameters ( $f_{FTG} = 450 \text{ kHz}$ )

Implementation	t <sub>CMErase</sub>	t <sub>Mass Erase</sub>	Mass Erase Duration Generated by the Flash Timing Generator
1	200 ms	5300 × t <sub>FTG</sub>	11.1 ms
2	20 ms	10600 × t <sub>FTG</sub>	20 ms

For implementation 1, to assure the recommended 200-ms erase time to safely erase the flash memory space, 5300 TCLK cycles are transmitted to the target MSP430 device and repeated 19 times. With implementation 2, the following sequence needs to be performed only once.

NOTE: MSP430F2xx devices have four information memory segments of 64 bytes each. Segment INFOA (see the MSP430F2xx Family User's Guide for more information) is a lockable flash information segment and contains important calibration data for the MSP430F2xx clock system (DCO) unique to the given device programmed at production test. The remaining three information memory segments (INFOB, INFOC, and INFOD) cannot be erased by a mass erase operation as long as INFOA is locked. INFOB, INFOC, and INFOD can be erased segment by segment, independent of the lock setting for INFOA. Unlocking INOFA allows performing the mass erase operation.

Switch CPU to stop	oped state (HaltCPU)	
ClrTCLK		
<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>		
DR_SHIFT16(0x2408)	: set RW to write	
<pre>IR_SHIFT("IR_ADDR_16BIT")</pre>		
DR_SHIFT16(0x0128) (2)	: FCTL1 address	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>		
DR_SHIFT16(0xA506)	: Enable FLASH mass erase	
SetTCLK		
ClrTCLK		Perform once or Repeat 19 times <sup>(1)</sup>
<pre>IR_SHIFT("IR_ADDR_16BIT")</pre>		
DR_SHIFT16(0x012A) (2)	: FCTL2 address	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>		
DR_SHIFT16(0xA540)	: Source is MCLK and divider is 0	
SetTCLK		
ClrTCLK		
<pre>IR_SHIFT("IR_ADDR_16BIT")</pre>		
DR_SHIFT16(0x012C) (2)	: FCTL3 address	
IR_SHIFT("IR_DATA_TO_ADDR")		

Correct timing required. Must meet min/max TCLK frequency requirement of 350 kHz ± 100 kHz.

Replace with DR\_SHIFT20("Address") when programming an MSP430X architecture device.



DR_SHIFT16(0xA500) (3)	: Clear FCTL3 register	
SetTCLK		
ClrTCLK		
IR_SHIFT("IR_ADDR_16BIT")		
DR_SHIFT16("EraseAddr") (2)	: Set address for erase <sup>(4)</sup>	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>		
DR_SHIFT16(0x55AA)	: Write dummy data for erase start	
SetTCLK		
ClrTCLK		
IR_SHIFT("IR_CNTRL_SIG_16BIT")		
DR_SHIFT16(0x2409)	: set RW to read	
SetTCLK		
ClrTCLK	Perform once or	
<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>		Repeat 19 times <sup>(1)</sup>
DR_SHIFT16(0x2408)	: set RW to write	
IR_SHIFT("IR_ADDR_16BIT")		
DR_SHIFT16(0x0128) (2)	: FCTL1 address	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>		
DR_SHIFT16(0xA500)	: Disable FLASH erase	
SetTCLK		
ClrTCLK		
<pre>IR_SHIFT("IR_ADDR_16BIT")</pre>		
DR_SHIFT16(0x012C) (2)	: Point to FCTL3 Address	
<pre>IR_SHIFT("IR_DATA_TO_ADDR")</pre>		
DR_SHIFT16(0xA500) (3)	: Disable FLASH Write Access	
SetTCLK		
ReleaseCPU should now be execute	ed, returning the CPU to normal operation.	<del>'</del>

<sup>(3)</sup> Substitute 0xA540 for '2xx devices for Info-Segment A programming.

## 8.3.5.2 Function Reference for 5xx Family

Reference function: EraseFLASH\_430Xv2 and EraseFLASH\_430Xv2\_wo\_release

Similar to what is utilized for Flash programming also the erase operation is handled by a executable code loaded into RAM of the target device. The Flash-Erase-Code provided with this document takes the following parameters.

- EraseAddr. Valid Flash memory address used for the dummy write which triggers the Flash memory operation
- EraseMode: The value to be written into FCTL1 of the Flash controller module (basically to define the erase mode via MERAS and ERASE bits)
- FCTL3: The value to be written into FCTL3 of the Flash controller module (basically to define whether LOCKA should be set or not)

The Flash-Erase-Code can be executed either under JTAG control or in free-running mode. Similar to what is described in Section 8.3.4.2 the JTAG mailbox system is used to retrieve the current execution state of the Flash-Erase-Code in the target device.

# 8.3.6 Reading From Flash Memory

Reference function: ReadMem or ReadMemQuick

<sup>(4)</sup> The EraseAddr parameter is the address pointing to the flash memory segment to be erased. For mass erase, an even value in the address range of the information memory should be used. For main memory erase, an even value in the address range of the main memory should be used.



JTAG Access Protection www.ti.com

The flash memory can be read using the normal memory read flow given earlier for non-flash memory addresses. The quick access method can also be used to read flash memory.

# 8.3.7 Verifying the Flash Memory

Reference function: VerifyMem

Verification is performed using a pseudo signature analysis (PSA) algorithm, which is built into the MSP430 JTAG logic and executes in X23 ms/4 kB.

#### 8.4 **JTAG Access Protection**

# 8.4.1 Burning the JTAG Fuse - Function Reference for 1xx/2xx/4xx Families

Two similar methods are described and implemented, depending on the target MSP430 device family.

All devices having a TEST pin use this input to apply the programming voltage, V<sub>PP</sub>. As previously described, these devices have shared-function JTAG interface pins. The higher pin count MSP430 devices with dedicated JTAG interface pins use the TDI pin for fuse programming.

Devices with a TEST pin:

Table 8-10. MSP430 Device JTAG Interface (Shared Pins)

Pin	Direction	Usage
P1.5/TMS	IN	Signal to control JTAG state machine
P1.4/TCK	IN	JTAG clock input
P1.6/TDI	IN	JTAG data input/TCLK input
P1.7/TDO	OUT	JTAG data output
TEST	IN	Logic high enables JTAG communication; V <sub>PP</sub> input while programming JTAG fuse

Devices without a TEST pin (dedicated JTAG pins):

Table 8-11. MSP430 Device Dedicated JTAG Interface

Pin	Direction	Usage
TMS	IN	Signal to control JTAG state machine
TCK	IN	JTAG clock input
TDI	IN	JTAG data input/TCLK input; V <sub>PP</sub> input while programming JTAG fuse
TDO	OUT/IN	JTAG data output; TDI input while programming JTAG fuse

NOTE: The value of V<sub>PP</sub> required for fuse programming can be found in the corresponding target device data sheet. For existing flash devices, the required voltage for  $V_{PP}$  is 6.5 V  $\pm$  0.5 V.



JTAG Access Protection www.ti.com

#### 8.4.1.1 Standard 4-Wire JTAG

Reference function: BlowFuse

# 8.4.1.1.1 Fuse-Programming Voltage Via TDI Pin (Dedicated JTAG Pin Devices Only)

When the fuse is being programmed,  $V_{PP}$  is applied via the TDI input. Communication data that is normally sent on TDI is sent via TDO during this mode. (Table 8-11 describes the dual functionality for the TDI and TDO pins.) The settling time of the  $V_{PP}$  source must be taken into account when generating the proper timing to blow the fuse. The following flow details the fuse-programming sequence built into the BlowFuse function.

<pre>IR_SHIFT("IR_CNTRL_SIG_16BIT")</pre>				
DR_SHIFT_IN(0x7201) : Configure TDO as TDI				
TDI signal releases to target, TDI is now provided on TDO.				
<pre>IR_SHIFT("IR_PREPARE_BLOW") (through TDO pin)</pre>				
MsDelay(1) : Delay for 1ms				
Connect V <sub>PP</sub> to TDI pin				
Wait until $V_{PP}$ input has settled (depends on $V_{PP}$ source)				
<pre>IR_SHIFT("IR_EX_BLOW") : Sent to target via TDO</pre>				
MsDelay(1) : Delay for 1ms				
Remove V <sub>PP</sub> from TDI pin				
Switch TDI pin back to TDI function and reset the JTAG state machine (ResetTAP)				

# 8.4.1.1.2 Fuse-Programming Voltage Via TEST Pin

The same method is used to program the fuse for the TEST pin MSP430 devices, with the exception that the fuse-blow voltage,  $V_{PP}$ , is now applied to the TEST input pin.

<pre>IR_SHIFT("IR_PREPARE_BLOW")</pre>				
MsDelay(1) : Delay for 1ms				
Connect V <sub>PP</sub> to TEST pin				
Wait until VPP input has settled (depends on VPP source)				
<pre>IR_SHIFT("IR_EX_BLOW")</pre>				
MsDelay(1) : Delay for 1ms				
Remove V <sub>PP</sub> from TEST pin				
Reset the JTAG state machine (ResetTAP)				

# 8.4.1.2 Fuse-Programming Voltage Via SBW

Reference function: BlowFuse sbw

In SBW mode, the TEST/SBWTCK pin is used to apply fuse-blow voltage  $V_{PP}$ . The required timing sequence is shown in Figure 8-16. The actual fuse programming happens in the Run-Test/Idle state of the TAP controller. After the IR\_EX\_BLOW instruction is shifted in via SBW, one more TMS\_SLOT must be performed. Then a stable  $V_{PP}$  must be applied to SBWTCK. Taking SBWTDIO high as soon as  $V_{PP}$  has been settled blows the fuse. It is required that SBWTDIO is low on exit of the IR\_EX\_BLOW instruction shift.



www.ti.com JTAG Access Protection




Figure 8-16. Fuse Blow Timing

# 8.4.2 Programming the JTAG Lock Key - Function Reference for 5xx Family

Reference function: ProgramLockKey

**NOTE:** For the MSP430F5xx family it is NOT required to apply a special high voltage to the device's TEST pin.

Other than for the 1xx/2xx/4xx families, where special handling was required to burn the JTAG security fuse, with the 5xx family the JTAG is locked by programming a certain signature into the devices' flash memory at dedicated addresses. The JTAG security lock key resides at the end of the bootstrap loader (BSL) memory at addresses 0x17FC to 0x17FF. Anything other than 0 or 0xFFFFFFF programmed to these addresses locks the JTAG interface irreversibly. All of the 5xx MSP430 devices come with a preprogrammed BSL (TI-BSL) code which by default protects itself from unintended erase and write access. This is done by setting the SYSBSLPE bit in the according SYSBSLC register of the SYS module (see MSP430F5xx Family User's Guide SYS Module chapter for details). As the JTAG security lock key resides in the BSL memory address range, appropriate action must be taken to unprotect the memory area before programming the protection key. This can be done by a regular memory write access as described in Section 8.3.3.2 by writing directly to the SYSBSLC register address and setting the SYSBSLPE to 0. Afterwards the BSL memory behaves like regular flash memory and a JTAG lock key can be programmed at addresses 0x17FC to 0x17FF like described in Section 8.3.4.2. Note that a



Brownout Reset (BOR) is required to activate the JTAG security protection during boot. The BOR can be issued like described in Section 8.3.2.2.3. If the hardware setup does not allow performing a power cycle (e.g., the battery is already soldered to the PCB) a BOR can also be generated by JTAG by writing into a dedicated JTAG test data register. Note that a BOR also resets the JTAG interface, which causes the device to be released from JTAG control.

# 8.4.3 Testing for a Successfully Protected Device

Reference function: IsFuseBlown, IsLockKeyProgrammed

Once the JTAG Fuse is burned (for 1xx/2xx/4xx devices) or the JTAG Lock Key is programmed (for 5xx devices) and a RESET (via the JTAG ExecutePOR command or the RST/NMI pin in hardware) has been issued, the only JTAG function available on the target MSP430 is BYPASS. When the target is in BYPASS, data sent from host to target is delayed by one TCK pulse and output on TDO, where it can be received by other devices downstream of the target MSP430.

To test a device for being protected, access to any JTAG data register can be attempted. In the following communication sequence, the JTAG CNTRL\_SIG register is accessed.

Initialize JTAG access (ResetTAP)				
<pre>IR_SHIFT("IR_CNTRL_SIG_CAPTURE")</pre>				
DR_SHIFT16(0xAAAA)				
Is TDO output value = 0x5555?				
Yes: Device IS protected	No: Device NOT protected			

# 8.5 JTAG Function Prototypes

#### 8.5.1 Low-Level JTAG Functions

## static word IR\_Shift (byte Instruction)

Shifts a new instruction into the JTAG instruction register through TDI. (The instruction is shifted in MSB first; the MSB is interpreted by the JTAG instruction register as the LSB.)

Arguments: byte Instruction (8-bit JTAG instruction)

Result: word TDOword (value shifted out on TDO = JTAG\_ID)

#### static word DR\_Shift16 (word Data)

Shifts a given 16-bit word into the JTAG data register through TDI (data shift MSB first)

Arguments: word data (16-bit data value)

Result: word (value shifted out simultaneously on TDO)

#### static void ResetTAP (void)

Performs fuse-blow check, resets the JTAG interface, and sends the JTAG state machine (TAP controller) to the Run-Test/Idle state

Arguments: None Result: None

#### static word ExecutePOR (void)

Executes a power-up clear command via the JTAG control signal register. This function also disables the target device's watchdog timer to avoid an automatic reset condition.

Arguments: None



Result: word (STATUS\_OK if the queried JTAG ID is valid, STATUS\_ERROR

otherwise)

#### static word SetInstrFetch (void)

Sends the target device's CPU into the instruction fetch state

Arguments: None

Result: word (STATUS\_OK if instruction-fetch state is set, STATUS\_ERROR

otherwise)

#### static void SetPC (word Addr)

Loads the target device CPU's program counter (PC) with the desired 16-bit address

Arguments: word Addr (desired 16-bit PC value)

Result: None

#### static void HaltCPU (void)

Sends the target CPU into a controlled, stopped state

Arguments: None Result: None

#### static void ReleaseCPU (void)

Releases the target device's CPU from the controlled, stopped state. (Does not release the target device from JTAG control. See ReleaseDevice.)

Arguments: None Result: None

# static word VerifyPSA (word StartAddr, word Length, word \*DataArray)

Compares the computed pseudo signature analysis (PSA) value to the PSA value shifted out from the target device. It can be used for very fast data block or erasure verification (called by the EraseCheck and VerifyMem prototypes discussed previously).

Arguments: word StartAddr (start address of the memory data block to be checked)

word Length (number of words within the data block)

word \*DataArray (pointer to an array containing the data, 0 for erase check)

Result: word (STATUS\_OK if comparison was successful, STATUS\_ERROR

otherwise)



# 8.5.2 High-Level JTAG Routines

#### word GetDevice (void)

Takes the target MSP430 device under JTAG control. Sets the target device's CPU watchdog to a hold state; sets the global DEVICE variable.

Arguments: None

Result: word (STATUS\_ERROR if fuse is blown, JTAG\_ID is incorrect (not = 0x89) or

synchronizing time-out occurs; STATUS OK otherwise)

# void ReleaseDevice (word Addr)

Releases the target device from JTAG control; CPU starts execution at the specified PC address

Arguments: word Addr (0xFFFE: perform reset; address at reset vector loaded into PC;

otherwise address specified by Addr loaded into PC)

Result: None

#### void WriteMem (word Format, word Addr, word Data)

Writes a single byte or word to a given address (RAM/peripheral only)

Arguments: word Format (F\_BYTE or F\_WORD)

word Addr (destination address for data to be written)

word Data (data value to be written)

Result: None

#### void WriteMemQuick (word StartAddr, word Length, word \*DataArray)

Writes an array of words into the target device memory (RAM/peripheral only)

Arguments: word StartAddr (start address of destination memory)

word Length (number of words to be programmed)

word \*DataArray (pointer to array containing the data)

Result: None

#### void WriteFLASH (word StartAddr, word Length, word \*DataArray)

Programs/verifies an array of words into flash memory using the flash controller of the target device

Arguments: word StartAddr (start address of destination flash memory)

word Length (number of words to be programmed) word \*DataArray (pointer to array containing the data)

to the Datas and (points) to analy containing and

Result: None

# word WriteFLASHallSections (word \*DataArray)

Programs/verifies a set of arrays of words into flash memory by using the WriteFLASH() function. It conforms to the CodeArray structure convention of the target device program file:

Target\_Code.txt. (See Appendix A for more information on file structure.)

Arguments: word \*CodeArray (pointer to an array set containing the data)

Result: word (STATUS\_OK if write/verification was successful, STATUS\_ERROR

otherwise)



## word ReadMem (word Format, word Addr)

Reads one byte or word from a specified target memory address

Arguments: word Format (F\_BYTE or F\_WORD)

word Addr (target address for data to be read)

Result: word (data value stored in the target address memory location)

# void ReadMemQuick (word StartAddr, word Length, word \*DataArray)

Reads an array of words from target memory

Arguments: word StartAddr (start address of target memory to be read)

word Length (number of words to be read)

word \*DataArray (pointer to array for data storage)

Result: None

#### void EraseFLASH (word EraseMode, word EraseAddr)

Performs a mass erase (with or without information memory) or a segment erase of a flash module specified by the given mode and address

Arguments: word EraseMode (ERASE\_MASS, ERASE\_MAIN or ERASE\_SGMT)

word EraseAddr (any address within the selected segment to be erased)

Result: None

#### word EraseCheck (word StartAddr, word Length)

Performs an erase check over the given memory range

Arguments: word StartAddr (start address of memory to be checked)

word Length (number of words to be checked)

Result: word (STATUS\_OK if erase check was successful, STATUS\_ERROR

otherwise)



## word VerifyMem (word StartAddr, word Length, word \*DataArray)

Performs a program verification over the given memory range

Arguments: word StartAddr (start address of memory to be verified)

word Length (number of words to be verified)

word \*DataArray (pointer to array containing the data)

Result: word (STATUS\_OK if verification was successful, STATUS\_ERROR

otherwise)

#### word BlowFuse (void)

Programs (or blows) the JTAG interface access security fuse. This function also checks for a successfully programmed fuse using the IsFuseBlown() prototype.

Arguments: None

Result: word (STATUS\_OK if fuse blow was successful, STATUS\_ERROR otherwise)

# word IsFuseBlown (void)

Determines if the security fuse has been programmed on the target device

Arguments: None

Result: word (STATUS\_OK if fuse is blown, STATUS\_ERROR otherwise)



# Table 8-12. JTAG Features Across Device Families<sup>(1)</sup>

Device	Device ID @ 0x0FF0	Device ID @ 0x0FF1	Device ID @ 0x0FFD	Test Pin	CPUX	DataQuick	FastFlash (3)	EhhVerify (4)	JTAG	Spy-Bi- Wire
F11x(1)(A)	0xF1	0x12	-	True	False	True	False	False	True	False
F11x2	0x11	0x32	-	True	False	True	False	False	True	False
F12x(A)	0xF1	0x23	-	True	False	False	False	False	True	False
F12x2	0x12	0x32	-	True	False	True	False	False	True	False
F13x, F14x	0xF1	0x49	-	False	False	True	False	False	True	False
F15x, F16x	0xF1	0x69	-	False	False	True	False	False	True	False
F161x	0xF1	0x6C	-	False	False	True	False	False	True	False
F20x3	0xF2	0x01	0x03	True	False	True	True	False	True	True
F20x2	0xF2	0x01	0x02	True	False	True	True	False	True	True
F20x1	0xF2	0x01	0x01	True	False	True	True	False	True	True
F21x1	0xF2	0x13	0x01	True	False	True	False	True	True	False
F21x2	0xF2	0x13	0x02	True	False	True	True	True	True	True
F22x2, F22x4	0xF2	0x27	-	True	False	True	True	True	True	True
F23x0	0xF2	0x37	-	True	False	True	True	True	True	False
F23x, F24x, F24x1, F2410	0xF2	0x49	-	False	False	True	True	True	True	False
F241x, F261x	0xF2	0x6F	-	False	True	True	True	True	True	False
F41x	0xF4	0x13	-	False	False	False	False	False	True	False
F41x2	0x41	0x52	-	True	False	True	True	True	True	True
F(E)42x	0xF4	0x27	'E'	False	False	True	False	False	True	False
FW42x	0xF4	0x27	'W'	False	False	True	False	False	True	False
F(G)42x0	0xF4	0x27	'G'	False	False	True	False	False	True	False
F43x (80 pin)	0xF4	0x37	-	False	False	True	False	False	True	False
FG43x	0xF4	0x39	-	False	False	True	False	False	True	False
F44x, F43x (100 pin)	0xF4	0x49	0x00	False	False	True	False	False	True	False
F47xx	0xF4	0x49	0x02	False	False	True	True	True	True	False
FG461x, F461x1, F461x	0xF4	0x6F	'G'	False	True	True	True	True	True	False
FE42x2	0x42	0x52	'E'	False	False	True	False	False	True	False
F(G)47x	0xF4	0x79	'G'	False	False	True	True	True	True	False
F(E)42xA	0x42	0x7A	'E'	False	False	True	True	False	True	False
F471xx	0xF4	0x7F	-	False	True	True	True	True	True	False
G2x2x	0xF2	0x01	0x02	True	False	True	True	False	True	True
G2x3x	0xF2	0x01	0x02	True	False	True	True	False	True	True
G2x0x	0xF2	0x01	0x01	True	False	True	True	False	True	True
G2x1x	0xF2	0x01	0x01	True	False	True	True	False	True	True

<sup>(1)</sup> All devices in the MSP430F1xx, MSP430F2xx, and MSP430F4xx families have JTAG ID 0x89.

DataQuick: If True, device supports read/write memory locations in quick mode using the JTAG DATA\_QUICK instruction (see Section 8.3.3.3).

FastFlash: If True, device has a cumulative erase time ( $t_{CMErase}$ ) of 20 ms; if False,  $t_{CMErase}$  is 200 ms (see Section 8.3.5.1.2).

<sup>(4)</sup> EhhVerify: If True, device supports a more advanced memory content verification mechanism (PSA checksum calculation). If False, the CPU of the device still works in the background while the PSA checksum algorithm is executed. This fact requires a POR being performed after checksum calculation. With the enhanced PSA hardware implementation, the CPU is completely halted during checksum calculation. A POR is not required afterwards.



Table 8-13. MSP430x5xx, CC430 JTAG Features<sup>(1)</sup> (2) (3)

D	Device ID @		
Device	Device ID @ 0x1A04	Device ID @ 0x1A05	0x1A06
XMS430F5438	0x54	0x38	0x01
MSP430F5438	0x54	0x38	>0x01
MSP430F5437	0x54	0x37	>0x01
MSP430F5436	0x54	0x36	>0x01
MSP430F5435	0x54	0x35	>0x01
MSP430F5419	0x54	0x19	>0x01
MSP430F5418	0x54	0x18	>0x01
MSP430F5438A	0x05	0x80	-
MSP430F5437A	0x04	0x80	-
MSP430F5436A	0x03	0x80	-
MSP430F5435A	0x02	0x80	-
MSP430F5419A	0x01	0x80	_
MSP430F5418A	0x00	0x80	_
CC430F6137	0x61	0x37	_
CC430F6135	0x61	0x35	-
CC430F6126	0x61	0x26	-
CC430F6125	0x61	0x25	-
CC430F5137	0x51	0x37	-
CC430F5135	0x51	0x35	-
CC430F5133	0x51	0x33	-
MSP430F5513	0x55	0x13	-
MSP430F5514	0x55	0x14	-
MSP430F5515	0x55	0x15	-
MSP430F5517	0x55	0x17	_
MSP430F5519	0x55	0x19	-
MSP430F5521	0x55	0x21	-
MSP430F5522	0x55	0x22	-
MSP430F5524	0x55	0x24	-
MSP430F5525	0x55	0x25	-
MSP430F5526	0x55	0x26	-
MSP430F5527	0x55	0x27	-
MSP430F5528	0x55	0x28	_
MSP430F5529	0x55	0x29	_
MSP430F5510	0x80	0x31	
MSP430F5131	0x80	0x26	
MSP430F5132	0x80	0x28	
MSP430F5151	0x80	0x2A	
MSP430F5152	0x80	0x2C	
MSP430F5171	0x80	0x2E	
MSP430F5172	0x80	0x30	
MSP430F5630	0x80	0x3C	
MSP430F5631	0x80	0x3E	
MSP430F5632	0x80	0x40	

<sup>(1)</sup> All devices in this table have JTAG ID 0x91.

<sup>(2)</sup> All devices with JTAG ID 0x91 contain an MSP430Xv2 architecture and s0x80upport both 4-wire JTAG and Spy-Bi-Wire.

<sup>(3)</sup> See Section 1.11 Device Descriptor Table in the MSP430x5xx Family User's Guide (SLAU208) for more details on identification information.



www.ti.com References

Table 8-13. MSP430x5xx, CC430 JTAG Features<sup>(1)</sup> (2) (3) (continued)

Device	Device ID @ 0x1A04	Device ID @ 0x1A05	Device ID @ 0x1A06
MSP430F5633	0x80	0x42	
MSP430F5634	0x80	0x44	
MSP430F5635	0x80	0x0E	
MSP430F5636	0x80	0x10	
MSP430F5637	0x80	0x12	
MSP430F5638	0x80	0x14	
MSP430F6630	0x80	0x46	
MSP430F6631	0x80	0x48	
MSP430F6632	0x80	0x4A	
MSP430F6633	0x80	0x4C	
MSP430F6634	0x80	0x4E	
MSP430F6635	0x80	0x16	
MSP430F6636	0x80	0x18	
MSP430F6637	0x80	0x1A	
MSP430F6638	0x80	0x1C	

#### 8.6 References

MSP430Fxxx device data sheets

MSP430x1xx Family User's Guide, literature number SLAU049

MSP430x4xx Family User's Guide, literature number SLAU056

MSP430x2xx Family User's Guide, literature number SLAU144

IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std 1149.1



# JTAG Programming Hardware and Software Implementation

## 9.1 Implementation History

There are three Replicator implementation. The latest version is discussed in this document, while the previous versions are found in the associated source code ZIP file as reference for legacy users. The main difference between the first two implementations is the use of the srec\_cat.exe function in place of FileMaker.exe. Corresponding changes to function calls and declarations were made to the Replicator.c file. The implementation described in this document is the preferred implementation, the previous two implementations are no longer maintained.

#### 9.2 Implementation Overview

The following sections document the examples provided with this document (<a href="http://www.ti.com/lit/zip/slau265">http://www.ti.com/lit/zip/slau265</a>). Each example demonstrates the software functions described in the previous sections using an MSP430F5437 as the host controller that programs the given target MSP430 flash-based device of choice. The complete C source code and project files are provided in the attachment accompanying this user's guide. A schematic for the system as implemented in this discussion is also provided.

Key features of the JTAG Replicator programmer implementations are as follows:

- Support all MSP430 flash-based devices. There are specific software projects for the following target device Replicator implementations:
  - Replicator: All 4-wire JTAG, MSP430 architecture devices (includes Spy-Bi-Wire devices when programmed in 4-wire mode)
  - Replicator for Spy-Bi-Wire: 2-wire interface implementation for Spy-Bi-Wire devices only
  - Replicator for MSP430X: For 4-wire MSP430X extended architecture devices only
  - Replicator for MSP430Xv2: For MSP430Xv2 (5xx Family) extended architecture devices only (includes both 4-wire JTAG and Spy-Bi-Wire implementation)

**NOTE:** The Replicator source files are provided in independent folders with the same names as previously given. Within these folders, filenames are assigned accordingly when applicable specifically to a certain device type. For example, the file JTAGfunc.c used in the Replicator version, is renamed JTAGfuncSBW.c in the Replicator for SBW version and JTAGfunc430X.c in the Replicator for MSP430X version.

- Maximum target device program code size: approximately 250 KB (due to the limited memory resources of the MSP430F5437 host controller of 256 KB)
- Programming speed (Erase, Program, Verify): approximately 8 KB in 1.5 s, 48 KB in 8 s
- Fast verify and erase check: 17 KB/10 ms
- Support programming of the JTAG access fuse (permanently disables device memory access via JTAG)
- Stand-alone target programming operation (no personal computer or additional supporting hardware/software required)



Software Operation www.ti.com

# 9.3 Software Operation

The host controller stores the JTAG communication protocol code and the target program in its flash memory (256 KB available on the MSP430F5437). The programming software itself occupies about 3.5 KB, so approximately 57 KB remain for the target device program. The Replicator host can be loaded with the target source code via the flash emulation tool (FET) or the MSP430 serial programming adapter. (See the MSP430 website at <a href="https://www.ti.com">www.ti.com</a> for more information on device programming tools.)

The basic functionality of the programmer is as follows. Pushing the GO button generates a hardware reset and starts the host controller's JTAG communication routine to erase, program, and verify the target device. While the system is active, yellow LED on the programmer board is on; after successful completion, only the green LED is on. If an error occurs or communication to the target device fails, only the red LED remains on. The entire procedure takes approximately 3 s for a target program size of 8 KB. (Some code not strictly required to erase/program/verify the target MSP430 is executed at the end of the Replicator.c source file, increasing the specified programming times. These additional instructions can be customized to fit the individual system programming requirements.)

To program the host MSP430F5437 different development environments can be used—IAR Embedded Workbench™ or CCS™ by Texas Instruments. The free versions of IAR and CCE impose code size restrictions. To use the 250 KB previously mentioned, the full version of IAR or CCE is needed. The folder structure provides both an IAR and CCE folder, each of which contains the environment-specific files. For IAR, the workspace file (extension .eww) must be started to open the IAR Workbench. Using CCE, each Replicator project must be imported into the user's workspace. This can be done by right-clicking in the project's view and selecting "Import" in the context menu. After choosing the desired Replicator folder, the project is imported and ready to use.



www.ti.com Software Structure

#### 9.4 Software Structure

The programming software is partitioned in three levels and consists of eight files in addition to the target program (see below):

Top level	Specifies which programming functions (erase, program, verify, blow fuse) are to be executed.			
	Replicator.c	Contains the main section, which can be modified to meet custom requirements. In the main section of this program, the target device is erased, checked for successful erasure, and programmed. Programming loads the provided example code to the target device's memory space. (The provided code file simply flashes port pins P1.0 and/or P5.1, which drive the LEDs on the socket board provided with the FET tools, available from Texas Instruments MSP430 Group. This is the compiled FETXXX_1.s43 example code file.) This file must be replaced by the required user program and added to the project in order be compiled and loaded into the host. To demonstrate the capabilities of the MSP430 JTAG interface, additional code is included, which manipulates the I/O-ports and RAM of the target device. These routines can be used to test the target device and PCB for successful communication.		
	Target_Code.h	Contains the basic declarations of the program code of the target device. If a C-header file should be implemented to program the target device instead of an assembly file simply replace the content of Target_Code.h by the output of srec_cat.exe and remove Target_Code.s43 (IAR) resp. Target_Code.asm (CCE) from the project. The Target_Code.h file is generated by the srec_cat.exe file directly or via the srec.bat file.		
JTAG functions	All MSP430-specific functions are defined here. These files should not be modified under any circumstance.			
	JTAGfunc.c JTAGfuncSBW.c JTAGfunc430X.c JTAGfunc430Xv2.c	Contain the MSP430-specific functions needed for flash programming		
	JTAGfunc.h JTAGfuncSBW.h JTAGfunc430X.h JTAGfunc430Xv2.h	Contain constant definitions and function prototypes used for JTAG communication		
Low-level functions	All functions that depend specifically on the host controller (JTAG port I/O and timing functions) are located here. These files need to be adapted if a host controller other than the MSP430F5437 is implemented.			
	LowLevelFunc.c LowLevelFuncSBW.c LowLevelFunc430X.c	Contain the basic host-specific functions		
	LowLevelFunc.h LowLevelFuncSBW.h LowLevelFunc430X.h	Contain host-specific definitions and function prototypes		
Devices	Describes features and differences between MSP430 devices with respect to FLASH programming.			
	Devices.c	Functions to distinguish MSP430 devices concerning FLASH programming.		
	Devices.h	Device function prototypes and definitions for FLASH programming.		

As mentioned previously, the target device's program code must be supplied separately. There are two ways to include the provided example in the project space of the program to be sent to the host. Either include a separate file (e.g., Target\_Code.s43 (IAR) or Target\_Code.asm (CCE)), which contains the target code in assembly format, or replace the C-Array in the Target\_Code.h header file. Both alternatives must conform to the format expected by the slaa149 source code.



Software Structure www.ti.com

To build these files from the TI-txt format output from the compiler, a conversion program called srec cat.exe and a batch file, srec.bat, are provided. TI-txt format can be output by the IAR Linker by setting the required compiler/linker options (see the IAR tool instruction guides for more information). This can also be done in CCE using the hex430 command line executable, srec cat.exe is a command line application which expects parameters in the following format:

'srec\_cat.exe Target\_Code.txt -ti\_txt -Output Target\_Code.h -c\_array -output\_word -c\_compressed'

'srec cat.exe Target Code.txt -ti txt -Output Target Code.s43 -asm -output word -a430' (IAR)

'srec\_cat.exe Target\_Code.txt -ti\_txt -Output Target\_Code.asm -asm -output\_word -cl430' (CCE)

#### Parameter description:

- srec cat.exe: The name of the application
- Target\_Code.txt -ti\_txt : This is the input file by name and the format of it
- -Output: A keyword to make clear that following parameters describe the output file and format
- Target Code.x -[c array,asm]: This is the output file by name and the format that the input file should be converted in. For this example only, C-header and assembly formats are allowed. Choose one format for your purpose.
- -output\_word : The parameter is necessary, because the source code expects words to write to the target device. Otherwise, srec\_cat.exe would write bytes.
- -c compressed: This statement is additional to the c array output. If specified, the output does not fill any address gap with a 0xFF pattern, and does not increase the file size.
- The following statements are additional to the assembly output. Choose one to specify your format.
  - -a430: Writes an assembly file that is understood by the IAR Embedded Workbench in the Replicator context.
  - -cl430 : Writes an assembly file that is understood by TI CCE in the Replicator context.

The srec.bat file generates all three types of output files (.h, .asm, and .s43) simultaneously. The command line format is: srec Target Code.

# NOTE: If the TI-txt source file includes odd segment addresses and/or an odd number of data bytes, additional byte padding might be required to generate appropriate word-aligned output format. Use srec\_cat.exe with a "--fill 0xFF --within <input> --range-padding 2" filter to fix this problem. The srec.bat automatically filters the output format for appropriate word alignment. For example, 'srec\_cat.exe Target\_Code.txt -ti\_txt --fill 0xFF --within Target\_Code.txt -ti\_txt --range-padding 2 -Output Target\_Code.h -c\_array -output\_word -c\_compressed' **NOTE:** If using assembly source code that contains the target code, make sure that the array declarations are stored in target\_code.h . An example can be seen in the included basic

header file.

NOTE: The provided conversion program is Open Source and has a much larger range of functions. For more information and documentation see http://srecord.sourceforge.net/. This software was tested to function correctly with version 1.36, but is not necessarily compatible with future versions.

NOTE: To enable easy porting of the software to other microcontrollers, the provided source code is written in ANSI-C. As always, it is recommended that the latest available version of the applicable MSP430 development software be installed before beginning a new project.



www.ti.com Programmer Operation

# 9.5 Programmer Operation

The following is a step-by-step procedure that demonstrates how the JTAG Replicator programmer could be used together with any MSP430 FET development tool using the IAR MSP430 development environment.

#### 9.6 Hardware Setup

The hardware consists of the host controller MSP430F5437, programmable voltage regulator that can supply target device with Vcc 2.1V to 3.6V with step 0.1V, two JTAG interface connectors, and one BSL interface connector. An external power supply delivering 8 V to 10 V dc at 200 mA is required for operation (see Figure 9-1) if blow the security fuse option is required, or 4 V to 10 V dc at 200 mA can be used otherwise. The REP430F can also be supplied from the target's device Vcc >= 3V (via JTAG pin 2 or 4 – see Figure 9-1) if blow the security fuse option is not required.

#### 9.6.1 Host Controller

To achieve maximum programming speed, the host controller MSP430F5437 can run at a maximum CPU clock frequency of 18MHz that is used from PLL and XTAL 12MHz provided on LFXT1. The host is programmed via a dedicated JTAG port labeled Host JTAG (see Figure 9-1).

#### 9.6.2 Target Connection

The target MSP430 device is connected to the host controller/programmer through the 14-pin connector labeled Target JTAG, which has the same standard signal assignment as all available MSP430 tools (FET and PRGS tools) with extra two pins that can be used for BSL connection. The programmable target device supply voltage of 2.1V to 3.6 V with step 0.1V is available on pin 2 of this connector, eliminating the need for an additional supply for the target system The required Spy-Bi-Wire or 4-wire JTAG and GND must be connected. (On devices requiring the TEST pin, the TEST signal also must be provided from the programmer to the target MSP430 device.) Host controller in the REP430F is supplied from the Vcc=3.0V, while target device can be supplied with the  $V_{cc}$  from 2.1V to 3.6V. To avoid a problem with I/O levels, the REP430V contains voltage level translators between target device and host controller. Voltage translators are supplied from the host controller  $V_{cc}$ =3V from one side, and from the target's device  $V_{cc}$  (provided on pin 2 of the target JTAG connector) from the other side. That allows supply the target device with the I/O levels exactly as required by the target device.)

To enable programming of all MSP430 flash-based devices including a JTAG access fuse, voltage translators are used and MOSFET switches are controlled by the host MSP430. MOSFET Q2 controls  $V_{pp}$  on devices with a TEST pin; Q1 connects  $V_{pp}$  to TDI on devices not requiring a TEST signal. U8 isolates the host controller from the target TEST pin while  $V_{pp}$  is connected to the target TEST input, while U6 isolates the host controller from the target TDI pin while  $V_{pp}$  is connected to the target TDI input. U7 connects the host TDI signal to the target TDO pin while the fuse is programmed (for devices without a TEST pin). The host controller program includes delays, which consider a MOSFET switching time of a maximum of 1 ms. Q1 and Q2 should have a  $R_{on} < 2\ \Omega$  to minimize voltage drop during fuse programming. While the fuse is being programmed, a maximum current flow of 100 mA is possible for approximately 2  $\mu$ s into the TDI pin (or the TEST pin, depending on the target device).



Hardware Setup www.ti.com




Figure 9-1. Replicator Application Schematic



Hardware Setup www.ti.com

NOTE: An MSP430 flash programmer system designed for a specific MSP430 target device or a system not implementing fuse-blow functionality may require fewer relays or no relays at all. The programmer system described herein was developed with the intention that it can be used with any MSP430 flash-based device, across all families, including all memory access functionality, as well as fuse-blow capability.

#### 9.6.3 Host Controller/Programmer Power Supply

From the input voltage of 8 V to 10 V dc, two onboard voltages are generated using adjustable LDOs: U3 - VCC = 3.0 V as supply voltage for the host controller MSP430F5437, U4 -  $V_{CC}$  = 2.1 V to 3.6 V supply voltage to the target device, and U1 - V<sub>PP</sub> = 6.7 V to program the JTAG access fuse. While the fuse is being programmed, a peak current of 100 mA can flow through the TEST or TDI input pin (see the corresponding target MSP430 device data sheet).

When using a target system that is powered locally, the VCC level from the target device should be connected to pin-2 of the JTAG connector that would supply the I/O voltage translator inside the REP430F. The I/O levels from the REP430F would match the I/O levels from the target device. The programmable LDO supplying target device should be disabled when target device is powered locally. When pin-2 of the JTAG connector from REP430F is not connected to target's V<sub>cc</sub> then the differences between I/O voltage rails between target device and REP430F can occur and communication between host and target may fail due to invalid logic levels. It is also possible under these conditions that device damage can occur.

# 9.6.4 Third Party Support

Elprotronic Incorporated offers a complete system as shown in this chapter, which is compatible with the software available with this application report. This information can be found by accessing the following URL: http://www.elprotronic.com/rep430f.html

Elprotronic Inc. 16 Crossroads Drive Richmond Hill, ON, L4E5C9 Canada

Tel.: +905-780-5789 Fax: +905-780-2414

E-mail: info@elprotronic.com Web site: www.elprotronic.com



# Internal MSP430 JTAG Implementation

## 10.1 TAP Controller State Machine




Figure 10-1. TAP Controller State Machine

# 10.2 MSP430 JTAG Restrictions (Non-Compliance With IEEE Std 1149.1)

- The MSP430 device must be the first device in the JTAG chain (because of clocking via TDI and JTAG fuse check sequence).
- Only the BYPASS instruction is supported. There is no support for SAMPLE, PRELOAD, or EXTEST instructions.
- The JTAG pins are shared with port functions on certain devices; JTAG function controlled via TEST pin.



# Errata and Revision Information

#### A.1 Known Issues

# **Description**

Dual port memory has to be read in slow mode (word by word)

#### Workaround

None.

#### A.2 Revisions and Errata from Previous Documents

The following is a summary of the errata in former revisions of the *Application of Bootstrap Loader in MSP430 With Flash Hardware and Software Proposal* application report (SLAA096).

 Appendix D: Universal Bootstrap Loader Interface Board: Operational amplifier IC2 must be replaced with TL062D or equivalent type.

The following is a summary of changes in former revisions of the *Programming a Flash-Based MSP430 Using the JTAG Interface* application report (SLAA149).

Version	Date	Changes/Comments		
SLAA149F	October 2008	<ul> <li>Added timing requirements to Section 3.4.2.</li> <li>Removed section 4.4 which was a duplicate of Section 3.7.</li> <li>Added notes to Release from JTAG control sections.</li> </ul>		
SLAA149E	September 2008	<ul> <li>Added Figure 1.</li> <li>Enhanced Section 2.3.3.</li> <li>Changed Table 5 caption.</li> <li>Added Table 6 for 5xx family.</li> <li>Updated Section 2.4.5 with 5xx information.</li> <li>Reworked and updated Section 3.1.2 with 5xx information.</li> <li>Renamed Section 3.2 and moved Section 3.2.1.1 in this section.</li> <li>Divided Section 3.2, Section 3.4, Section 3.5 and Section 4 in subsections for both 1xx/2xx/4xx and 5xx family.</li> <li>Added IR_JMB_EXCHANGE to Table 4</li> </ul>		
SLAA149D	February 2008	<ul> <li>Fixed Section 3.5.1.1. The instruction IR_CNTRL_SIG_16BIT instead of IR_ADDR_16BIT was shown to be loaded before shifting in the according address value.</li> <li>Updated Figure 10.</li> <li>Added note about disabling interrupts to Section 2.3.2.</li> <li>Referenced MSP430 Family user's guides for JTAG signal connections in Section 2.1</li> </ul>		
SLAA149C	September 2007	<ul> <li>Added information about MSP430 JTAG restrictions, Section A.3</li> <li>Renamed bit 11 of the JTAG control signal register from PUC to POR, Section 2.4.3</li> <li>Added Section A.1</li> <li>Updated Section A.4 with description for the usage of SRecord conversion tool</li> </ul>		



Revision History www.ti.com

# **Revision History**

Revision	Date	Comment	
SLAU265	19-JAN-2009	Initial release	
SLAU265A	16-MAR-2009	Error fixes throughout and device updates	
SLAU265B	18-JUN-2009	Add MSP430F541x to Section 6.1	
SLAU265C	7-JUL-2009	Updated Table 8-12 and added Table 8-13	
SLAU265D	11-NOV-2009	Added Section 2.2.3, Section 2.4, Section 4.3, Section 4.5.2, Section 4.7, and Section A.1. Added RX Data Block Fast to Section 4.4. Updated Section 4.6.3, Section 6.1, and Section 8.3.2.2.1. Removed references to Timer_A-specific UART throughout.	
SLAU265E	11-JAN-2010	Updated Section 3.4.4.10, Section 3.2.1, and Section 3.2.2 Added FG461x, F461x1, F461x to Table 8-12	
SLAU265F	10-MAR-2010	Added Notable Information #4 in Section 6.1	
SLAU265G	22-MAR-2010	Updated descriptions for RX Password and Mass Erase in Section 4.4.2. Added Known Bugs #3 and #4 for MSP430F543x family in Section 6.1.	
SLAU265H	20-APR-2010	Changed 40 µs to 15 µs in Known Bugs for MSP430F543xA family in Section 6.1 Updated and added device information and version numbers for final BSLs	

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps