

To understand the organization of large register files used in GPUs Identify the performance bottlenecks and opportunities for optimization in accessing the register file (2)



Reading

- S. Liu et.al, "Operand Collector Architecture," US Patent 7,834,881
 - Perspective of a lane
- J. H. Choquette, et. Al., "Methods and Apparatus for Source Operand Caching," US Patent 8,639,882
 - Perspective of instruction scheduling
- B. Coon, et.al, "Tracking Register Usage During Multithreaded Processing Using A Scoreboard Having Separate Memory Regions and Storing Sequential Register Size Indicators," US Patent 7,434,032 B1, October 2008
 - From a dependency perspective
- T. Aamodt, W. Fung, and T. Rodgers, "General Purpose Graphics Processor Architectures," Draft Text, Sections 3.2, 3.3

(3)



Reading (cont.)

- S. Mittal, A Survey of Techniques for Architecting and Managing GPU Register File, IEEE TPDS, January 2017 (Sections 1 & 2)
- GPGPUSim, http://gpgpu-sim.org/manual/index.php/GPGPU-sim-3.x Manual#Introduction

(4)

CPU vs. GPU Register Files

CPU/Core

- Optimized for latency
- Tens of threads
- Small number of ports
- Small relative to caches

GPU/SM


- Optimized for throughput
- Tens of thousands of threads
- Large number of ports (implied)
- Larger relative to caches

(5)

Georgia Tech


Register File vs. Cache

NVIDIA Pascal



- guru3d.com
- 3584 cores/GPU
- Register File is 256 KB/SM
- 14336 KB/GPU
- 4MB L2


IBM Power8



extremetech.com


- 12 cores
- 8KB of RF (+ other registers)
- 96 KB/core L1
- · 512KB/core L2, and
- 8MB/core L3


(6)








Georgia Tech	The	SM	Regi	ste	r Fil	e: B	and	wid	th
SP S	SP IS IS SF IDIA Pascal roughput-op 32 instructions Compare to an Search Q: A	otimiz s/warp n out-o	ed de , up to of-orde	sig <mark>96</mark> r cc	n opera ore				cers









































Structural Hazards


- Structural hazards cause instruction replays
 - Instructions are maintained in the instruction buffer until it completes
 - Switch to another warp rather than stall the pipeline
- Examples:
 - OC is full (analogy with ROB being full)
 - Load/store miss in the cache: replay is to fetch the instruction from the cache
 - Register bank conflicts
 - Shared memory bank conflicts
 - Others
- NVIDIA profiler will provide statistics on instruction repay


(24)


Bank and Register File Access Organization


- How do we organize per thread RFs within the main register file (MRF)
 - Maximize concurrency
 - Minimize bank conflicts
 - Cost grows multiplicatively with the number of ports
 - Using lower port count memories to emulate high port count memories
- Access organization should support dynamic warp formation
- Goal: Full bandwidth access to lanes


(25)





















Example


Op	Dest	Op1	Op2	Ор3	Ор3	Op4	Op5	OP6
FMA	R1	R13	R11	R14	X	X	X	Х
Add	R2	R6	R7	R8	Х	Х	Х	Х
Mul	R3	(R6)	R11	R13	Х	Х	Х	Х


- Capacity of the OC can reduce register file pressure
 - ❖ Store more instructions operands → sharing extends across both instructions, e.g. to registers R11 and R13
 - ❖ Coherence? → operands copied into multiple locations
- Reuse
 - Depends on connectivity with lanes
 - Ports to the OC


From B. Coon, et.al, "Tracking Register Usage During Multithreaded Processing Using A Scoreboard Having Separate Memory Regions and Storing Sequential Register Size Indicators," US Patent 7,434,032 B1, October 2008 (33)



























Goals Reduce MRF Bank Conflicts Allocation policies across Warps Hierarchical Register Files − implement from papers Possible Methodologies Get instructions traces from GPGPUSim or Harmonica Implement simple register file analysis What is the degree of actual sharing that is taking place across registers? What do the register dependency chains look like? What is the headroom for reducing bank conflicts? Impact of relationships between #banks and #lanes

Summary: Register File

- Register file management and operand dispatch has multiple interacting components
- Performance complexity tradeoff
 - Concurrency increase requires increasing interconnect complexity
 - Stalls/conflicts require buffering and bypass to increase utilization of the execution units
- Good register file allocation in critical


(45)



Review: Generic Scoreboard

- · Classic: Comprised of several data structures
 - Instruction status table
 - Function status table
 - Result Table
- What are the challenges in straightforward adaptation of CPU concepts?

(47)







Instruction Status Table


- Keeps the information about which activities of the execution process an instruction is currently in.
 - rdopd? has it completed reading its operands?
 - issue? is the instructions issued?
 - exec? has it completed its execution?
 - wrback? has it completed its writeback?
- Impact on warp level tracking


(49)


Tech	<u> </u>	Functional Unit Status Table								
			dest reg	src1	Function src2	unit produc	ing value Sou	rce Regist	ters have va	
Name	Busy	Ор	Fi	Fj	F _k	Qj	Q _k	R _j	R _k	
Integer	Yes	Load	F2	R3				No		
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	
 busy? - indicates if the functional unit is busy; op - the kind of operation being performed; dest - the destination register; src1, src2 - the two source registers; 										
 Func1 (Q_i), func2 (Q_j) - the functional units producing the results in the two source registers; ready1?, ready2? - indicates if src1 and src2 is ready; 								ng		

















Buffering at the OC to decouple MRF access/conflicts from dispatch Throughput optimized design vs. latency optimized The OC and scoreboard are organized to handle in-order cores but with a large number of registers/threads/units Trading dependencies for concurrency Throughput optimized design