Question 6 (30 points):

A binary optimizer is a program that analyses and transforms the binary representation of a program into a more efficient version of the same program. In this question your task is to write functions that analyze the binary of a RISC-V assembly program and identify opportunities for improvement. We are interested in the load-use dependence issue. In most modern microprocessors, whenever a load instruction is immediately followed by an instruction that uses the value in the destination register of the load, a delay of at least one cycle will be needed in the pipeline. For example:

```
1b t3, 0(t4)
add t0, t1, t3
```

To eliminate this delay, first we need to find the occurrences of such cases in the binary program. This is the task that we will solve in this question. Our goal will be to create an array of bytes called **dependent** where each byte corresponds to one instruction in the program¹. Initially this array of bytes is already allocated, there is one byte for each instruction in the program, and the value of all the bytes is zero. After our functions are executed, the bytes that correspond to the immediate use of the value of a load instruction will contain the value OxFF.

In an actual binary optimizer we would have to analyze all instructions that use a register value. However, to simplify this question we will only look for loads that are immediately followed by R type instructions, also known as ALU instructions.

The binary for the program is already stored in memory with one word corresponding to each instruction. The end of the program is signalled by a sentinel value <code>OxFFFFFFFF</code>. You are asked to write the RISC-V assembly code for two functions: <code>Decode</code> and <code>LoadUse</code>. In both functions you must follow all the RISC-V register save/restore conventions.

The opcode for all types of load instruction is 0000011. The opcode for all ALU (R-type) instructions is 0110011. Load instructions are I-type instructions and ALU instructions are R-type instructions. The core instruction formats for RISC-V are shown in Figure 1.

	31	27	26	25	24	20	19		15	14	12	11	7	6		0	
	funct7				rs2		rs1		funct3		rd		opcode		R-type		
İ	imm[11:0]					rs1			funct3		rd		opcode		I-type		
İ	ir	imm[11:5] rs2		rs1		fun	ct3	imm[4:0]		opcode		S-type					
İ	imı	imm[12 10:5] rs2		rs1		fun	ct3	imm[4:1 11]		opcode		B-type					
İ	imm[31:12]												rd c		code		U-type
imm[20 10:1 11 19:12]													rd	opcode		J-type	

Figure 1: RISC-V Core Instruction Formats.

¹In a real compiler a bit vector is typically used for this purpose with one bit corresponding to each instruction. This question is using a whole byte to represent the immediate-use condition for each instruction to make the programming simpler.

1. (10 points) The function Decode has the following specification:

parameters:

• a0: binary representation of a single RISC-V assembly instruction

return value:

- a0:
 - 0: if it is a load instruction
 - 1: if it is an ALU instruction, also known as an R-type instruction
 - -1: if it is neither a load nor an ALU instruction
- a1:
 - if it is a load instruction: five bits specifying rd register in the five least-significant bits of a1. All other bits of a1 are zero.
 - if it is an ALU instruction: five bits specifying rs1 in the five least-significant bits of a1. All other bits of a1 are zero.
 - if it is another type of instruction: the value of a1 is does not matter
- a2:
 - if it is a load instruction: the value of a2 does not matter
 - if it is an ALU instruction: five bits specifying rs2 in the five least-significant bits of a2. All other bits of a2 are zero.
 - if it is another type of instruction: the value of a2 is does not matter
- 2. (20 points) Now you will write the LoadUse function that receives as parameters two memory addresses:
 - the address of the first instruction in a RISC-V assembly program; and
 - the address of the first byte of a preallocated array of bytes, called dependent, that already contains the value zero in each byte.

LoadUse analyzes the binary RISC-V assembly program and writes the value 0xFF in each byte of dependent whose position corresponds to an ALU instruction that uses the value of a register that was obtained by an immediate predecessor load instruction. Figure 2 provides an example illustrating the values that will be produced in the dependent array for a given RISC-V program. Your solution must be general and must work for any RISC-V program.

The function LoadUse must call the function Decode to decode each instruction and find out if it is an instruction of interest. The specification of LoadUse is as follows:

parameters:

- a0: address of the first instruction of a RISC-V Assembly Program
- a1: address of first element of the dependent array

return value: None

```
132
    Decode:
133
        li
              t0, 0x03
                              # opcode for load instructions
        li
              t1, 0x33
                              # opcode for ALU instructions
134
135
        andi t2, a0, 0x7F
                              # t2 <- opcode
136
             t2, t0, Load
        beq
137
        bne
             t2, t1, Other
        slli a1, a0, 12
138
139
        srli a1, a1, 27
                              # a1 <- five bits specifying rs1 in LSBs
        slli a2, a0, 7
140
        srli a2, a2, 27
                              # s2 <- five bits specifying rs2 in LSBs
141
        li
              a0, 1
142
143
        j
              DecReturn
144
   Load:
145
        slli a1, a0, 20
        srli a1, a1, 27
                              # a1 <- five bits specifying rd register in
146
147
        li
              a0, 0
        j
148
              DecReturn
    Other:
149
                              # it is neither a load nor an ALU instructio
150
        li
            a0, −1
151
    DecReturn:
152
        ret
```

Figure 2: A solution for Decode function.

```
RISC-V Assembly
Binary Code
                                            dependent array
0x00050283
                   t0, 0(a0)
                                               0x00
               1b
0x00058303
               1b
                   t1, 0(a1)
                                               0x00
0x00628e33
               add t3, t0, t1
                                               0xFF
0x00060383
                   t2, 0(a2)
               1b
                                               0x00
0x006e7eb3
               and t4, t3, t1
                                               0x00
0x0006af03
                   t5, 0(a3)
                                               0x00
               lw
0x01eeffb3
               and t6, t4, t5
                                               0xFF
0xfe0f06e3
               beq t5, zero <label>
                                               0x00
               # sentinel value
0xFFFFFFF
```

Figure 3: Example illustrating the values to be returned in the dependent array.

```
LoadUse:
 72
 73
        addi sp, sp, -24
 74
              s0 0(sp)
        SW
 75
        SW
              s1 4(sp)
 76
        SW
              s2 8(sp)
 77
        SW
              s3 12(sp)
 78
              s4 16(sp)
        sw
 79
              ra 20(sp)
        SW
                                        # fix initial address of instruction
              s0, a0
 80
        mν
 81
              s1, a1
        mν
 82
        addi s2, a0, -4
                                      # pointer to instructions
        li
              s3, -1
 83
    NextInst:
 84
 85
        addi s2, s2, 4
              a0, 0(s2)
 86
        lw
 87
              a0, s3, LoadUseRet
        beq
              Decode
 88
        jal
 89
        bne
              a0 zero NextInst
                                        # if it is not load got to next inst
 90
    AfterLoad:
 91
                                       # a1 <- 5 bits specifying load rd
        mν
              s4, a1
                                       # load instruction after load
 92
        lw
              a0, 4(s2)
                                       # if sentinel, we are done
 93
              a0, s3, LoadUseRet
        beq
                                       # decode instruction after load
 94
              Decode
        jal
 95
        beq
              a0, zero, NextInst
                                       # found another load
              a0, s3, NextInst
                                       # neither a load nor an ALU go to nex
 96
        beq
 97
              s4, a1, UseDependence # if load rd == ALU rs1
        beq
98
        bne
              s4, a2, NextInst
                                       # if load rd != ALU rs2 go to next ir
99
    UseDependence:
              t0, s2, s0
                                       # t0 <- address of ALU - address of 1
100
        sub
101
        srli t1, t0, 2
                                       # t1 <- # of instructions between ALL
102
              t2, s1, t1
                                       # t2 <- address of dependent vector 6
        add
103
        sb
              s3, 1(t2)
                                       # store 0xFF in element of dependent
        i
104
              NextInst
    LoadUseRet:
105
        lw
              s0 0(sp)
106
107
        lw
              s1 4(sp)
              s2 8(sp)
108
        lw
        lw
              s3 12(sp)
109
        lw
              s4 16(sp)
110
        lw
              ra 20(sp)
111
        addi sp, sp, 24
112
                                  4
113
        ret
```

Figure 4: A solution to the LoadUse function.