

Topic V04


Data Transfer Between
Memory and Registers

Reading: (Section 2.3)

Example of a lw execution

RISC-V assembly


lw t0, 8(s1) # t0 ← A[2]



Example of a sw execution

RISC-V assembly


sw t0, 0(s1) # A[0] ← t0





What really happens
when a load instruction
is executed?

lw t0, 8(s1)


Processor




Memory



lw t0, 8(s1)




Memory




lw t0, 8(s1)

Processor




Memory



add

t0, s2, t0



What we learned

