

Topic V21

Computer Arithmetic:
Multiplication and Division
Readings: (Section 3.3-3.4)

Multiplication (unsigned)

Start with the long-multiplication approach

A diagram illustrating the long multiplication of 1000 and 1001. The multiplicand 1000 is aligned under the multiplier 1001, with a red arrow pointing from the label 'multiplicand' to it. A red 'x' is placed between the two numbers, with a red arrow pointing from the label 'multiplier' to it. A horizontal line separates the numbers from the partial products. The partial products are 1000 (aligned under the ones place), 0000 (aligned under the tens place), 0000 (aligned under the hundreds place), and 1000 (aligned under the thousands place). A final horizontal line separates the partial products from the product 1001000, which is indicated by a red arrow from the label 'product'.

$$\begin{array}{r} \text{multiplicand} \longrightarrow 1000 \\ \text{multiplier} \longrightarrow \times 1001 \\ \hline 1000 \\ 0000 \\ 0000 \\ 1000 \\ \hline \text{product} \longrightarrow 1001000 \end{array}$$


Length of the product is the sum of operand lengths

Multiplication Hardware

multiplicand \longrightarrow 1000
multiplier $\times \longrightarrow$ 1001



1000
0000
0000
1000

product \longrightarrow 1001000




ALU \equiv Arithmetic and Logic Unit

Multiplication Hardware




Multiplication Hardware



Multiplication Hardware

This upper half was initialized with zeros and shifted out so we can make multiplicand smaller




$$\begin{array}{r} 1000 \text{ multiplicand} \\ \times 1001 \text{ multiplier} \\ \hline 1001000 \text{ product} \end{array}$$

Then, we can use a smaller adder


Adder can write result into upper half of product and then we can shift to the right

Can put multiplier initially on the lower half of product because it will be shifted out

Multiplication Hardware




Fast Multiplication (example)



Faster Multiplier

Uses multiple adders

Cost/performance tradeoff



Can be pipelined

Several multiplications performed in parallel


Pipelining

Laundry example – 4 loads of clothes

Washing takes 30 minutes

Drying takes 40 minutes

Folding takes 20 minutes



Pipelined Multiplication (example)

1000 multiplicand
x 1001 multiplier

1010 multiplicand
x 1011 multiplier

1100 multiplicand
x 0011 multiplier

00000000

00000000


00000000

00001000

01000000

00001000

01001000



RISC-V Multiplication

Four instructions to produce a properly signed or unsigned 64-bit product

`mul rd, rs1, rs2`

performs 32-bit x 32-bit multiplication and places lower 32-bits of the product in rd

`mulh rd, rs1, rs2`

perform 32-bit x 32-bit multiplication but place the upper 32-bits of the product in rd

RISC-V Multiplication

`mulhu rd, rs1, rs2`

perform 32-bit x 32-bit multiplication (both operands unsigned) place the upper 32-bits of the product in rd

`mulhsu rd, rs1, rs2`


perform 32-bit x 32-bit multiplication (signed x unsigned) and place the upper 32-bits of the product in rd

64-bit = 32-bit x 32-bit RISC-V Multiplication

`mulh rdh, rs1, rs2`

`mul rd1, rs1, rs2`

Source registers must appear in same order in both instructions



microarchitecture merges the two instructions into a single multiplication operation.


`rdh` cannot be the same register as either `rs1` or `rs2`

Long Division

$$\frac{1001010_{\text{ten}}}{1000_{\text{ten}}} = ?$$

Divisor \nearrow 1000_{ten}

$$\begin{array}{r}
 1001 \quad \leftarrow \text{Quotient} \\
 \overline{1001010_{\text{ten}}} \quad \leftarrow \text{Dividend} \\
 \underline{-1000} \\
 1010 \\
 \underline{-1000} \\
 10 \quad \leftarrow \text{Remainder}
 \end{array}$$



Divisor

Quotient

Dividend

Reminder

$$\begin{array}{r} 0011 \\ \overline{) 0111} \\ \underline{-0} \\ 01 \\ \underline{-00} \\ 011 \\ \underline{-010} \\ 0011 \\ \underline{-0010} \\ 0001 \end{array}$$

Divisor


Quotient

Dividend


Reminder

$$\begin{array}{r} 0011 \\ \overline{) 0111} \\ \underline{-0} \\ 01 \\ \underline{-00} \\ 011 \\ \underline{-010} \\ 0011 \\ \underline{-0010} \\ 0001 \end{array}$$



Step 2: Remainder+Divisor
to restore Remainder





Step 1: Remainder-Divisor




Step 2: Remainder+Divisor
to restore Remainder




Step 2: Remainder+Divisor
to restore Remainder





Step 2: Do not restore remainder




Step 1: Remainder-Divisor



Step 2: Do not restore remainder




Division Hardware




Algorithm description in slides 5 and 6 of:

https://people.cs.pitt.edu/~cho/cs0447/currentsemester/handouts/lect-ch3p2_4up.pdf

Division Hardware




Division Hardware




Division Hardware


This addition restores the remainder
⇒ this is a restorative division algorithm




Division Hardware




Division Hardware



Division Hardware



Division Hardware



RISC-V Division

Two instructions for integer division and two instructions for remainder to handle both signed and unsigned integers

`div` `rd, rs1, rs2` / `divu` `rd, rs1, rs2`

$R[rd] = (R[rs1] / R[rs2])$

`rem` `rd, rs1, rs2` / `remu` `rd, rs1, rs2`

$R[rd] = (R[rs1] \% R[rs2])$

RISC-V divide instructions ignore overflow and division-by-0

Software must perform checks if required