Question 5 (25 points): The main competitor to TinyProc Inc. is Sneak Inc. and they are trying to gain market share with their \$75 processor. \$75 uses the same Instruction Set Architecture as the TP500 and it appears to be an improved copy of the TP500. TinyProc Inc. has managed to gain access to an \$75. The most important application in this market is Controlux, an application that controls the dash board of a luxury car. The compiler developed by TinyProc Inc. is TinyComp and the code generated by TinyComp can run both on TP500 and on \$75. Sneak Inc. have developed their own compiler called SneakComp which generates code that can also run on both the TP500 and the \$75. A performance comparison between TP500 and \$75 reveals that \$75 is twice as fast as TP500 when running Controlux. Management is very worried and has asked you, as the Industrial Internship Program (IIP) student with a placement at TinyProc Inc., to investigate what Sneak Inc. has done to deliver this performance gain. Here is the information that you have to work with:

- Controllux compiled with *SneakComp* runs twice as fast in S75 compared with Controllux compiled with *TinyComp* running on TP500.
- S75 runs at 750 MHz while TP500 runs at 500 MHz.
- The instructions in the ISA of TP500 can be divided into three classes according to the number of clocks that each instruction needs to execute: ALU instructions, load/store instructions and branch instructions, When Controlux is compiled with *TinyComp*, its instruction mix is 40% ALU, 25% load/stores, and 35% branches.
- In TP500, the ALU instructions require 1 clock cycle to execute, the load/store instructions require 5 clock cycles, and the branches require 3 cycles.
- You have been able to measure the number of clocks per instruction for ALU and branch instructions, but not for load/store instructions, in the S75. On average it takes 1 clock cycle to execute an ALU instruction and 3 clock cycles to execute a branch in the S75. To measure the number of clock cycles per load/store instruction in the S75 you run the Controlux code generated by the *TinyComp* on the S75. You find that the S75 is 2.025 times faster than the TP500 when executing this code.
- 1. (6 points) What is the CPI of ControLux compiled with *TinyComp* running on TP500?

$$CPI_{TP500} = 0.4 \times 1 + 0.25 \times 5 + 0.35 \times 3$$
$$= 0.4 + 1.25 + 1.05$$
$$= 2.7 \frac{clock\ cycles}{instruction}$$

2. (7 points) What is the CPI of ControLux compiled with *TinyComp* when running in the S75?

The code is the same for both executions, therefore the number of instructions executed, lets call it N, is also the same

$$\begin{array}{rcl} Time_{TP500} & = & 2.025 \times Time_{S75} \\ \frac{N \times \text{CPI}_{TP500}}{Freq_{TP500}} & = & 2.025 \times \frac{N \times \text{CPI}_{S75}}{Freq_{S75}} \\ \frac{2.7}{500 \ MHz} & = & 2.025 \times \frac{\text{CPI}_{S75}}{750 \ MHz} \\ \text{CPI}_{S75} & = & \frac{750 \times 2.7}{500 \times 2.025} \\ \text{CPI}_{S75} & = & 2.0 \frac{clock \ cycles}{instruction} \end{array}$$

3. (7 points) What is the average number of clock cycles required to execute load/store instructions when executing the ControLux code generated with *TinyComp* on the S75?

$$\begin{array}{rcl} \mathrm{CPI}_{S75} &=& 0.4 \times 1 + 0.25 \times \mathrm{CPI}_{load/store(S75)} + 0.35 \times 3 \\ 2.0 &=& 0.4 + 0.25 \times \mathrm{CPI}_{load/store(S75)} + 1.05 \\ \\ \mathrm{CPI}_{load/store(S75)} &=& \frac{2.0 - 1.45}{0.25} \\ \\ \mathrm{CPI}_{load/store(S75)} &=& 2.2 \, \frac{clock \, \, cycles}{instruction} \end{array}$$

4. (5 points) TinyProc Inc. has managed to obtain an executable for ControLux that was generated by SneakComp. Using hardware event counters you managed to determine that in their code both the number of branch and the number of load/store instructions were reduced by 20% in comparison with the code gerated with TinyComp. What is the percentage change in the number of ALU instructions executed by this version of ControLux in comparison with the code generated with TinyComp?

Assume that the code generated by *TinyComp* executes 1000 instructions altogether. Therefore, it executes 400 ALU, 250 load/store, and 350 branches.

The code generated by *SneakComp* executes 200 load/stores and 280 branches.

$$Execution \ Time_{TP500} = \frac{I_{TP500} \times \text{CPI}_{TP500}}{Freq_{TP500}}$$

$$Execution \ Time_{TP500} = \frac{1000 \times 2.7}{500 \ MHz}$$

$$Execution \ Time_{S75} = \frac{I_{S75} \times \text{CPI}_{S75}}{Freq_{S75}}$$

$$Execution \ Time_{S75} = \frac{I_{S75} \times \text{CPI}_{S75}}{750 \ MHz}$$

$$Execution \ Time_{TP500} = 2 \times Execution \ Time_{S75}$$

$$\frac{1000 \times 2.7}{500 \ MHz} = 2 \times \frac{I_{S75} \times \text{CPI}_{S75}}{750 \ MHz}$$

$$I_{S75} \times \text{CPI}_{S75} = \frac{1000 \times 2.7 \times 1.5}{2}$$

$$I_{S75} \times \text{CPI}_{S75} = 2025 \ clock \ cycles$$

$$A = \text{number of ALU instructions executed in S75}$$

$$A \times 1 + 200 \times \text{CPI}_{load/store(S75)} + 280 \times \text{CPI}_{branches(S75)} = 2025$$

$$A \times 1 + 200 \times 2.2 + 280 \times 3 = 2025$$

$$A + 1280 = 2025$$

$$A = 745 \ instructions$$

$$Percentage \ variation = \frac{745 - 400}{400} \times 100 = 86.3\%$$
(1)

Another way to arrive at the solution:

$$Execution \ Time_{S75} = \frac{I_{S75} \times \text{CPI}_{S75}}{Freq_{S75}}$$

$$Execution \ Time_{S75} = \frac{(480 + A) \times \frac{A + 1360}{480 + A}}{750 \ MHz}$$

$$Execution \ Time_{S75} = \frac{A + 1360}{750 \ MHz}$$

$$Execution \ Time_{TP500} = 2 \times Execution \ Time_{S75}$$

$$\frac{1000 \times 2.7}{500 \ MHz} = 2 \times \frac{A + 1360}{750 \ MHz}$$

$$\frac{1000 \times 2.7 \times 1.5}{2} = A + 1280$$

$$A + 1280 = 2025$$

$$A = 745 \ instructions$$