

Question 6 (30 points):

A binary optimizer is a program that analyses and transforms the binary representation of a program into a more efficient version of the same program. In this question your task is to write functions that analyze the binary of a RISC-V assembly program and identify opportunities for improvement. We are interested in the load-use dependence issue. In most modern microprocessors, whenever a load instruction is immediately followed by an instruction that uses the value in the destination register of the load, a delay of at least one cycle will be needed in the pipeline. For example:

```
lb    t3, 0(t4)
add   t0, t1, t3
```

To eliminate this delay, first we need to find the occurrences of such cases in the binary program. This is the task that we will solve in this question. Our goal will be to create an array of bytes called **dependent** where each byte corresponds to one instruction in the program¹. Initially this array of bytes is already allocated, there is one byte for each instruction in the program, and the value of all the bytes is zero. After our functions are executed, the bytes that correspond to the immediate use of the value of a load instruction will contain the value **0xFF**.

In an actual binary optimizer we would have to analyze all instructions that use a register value. However, to simplify this question we will only look for loads that are immediately followed by R type instructions, also known as ALU instructions.

The binary for the program is already stored in memory with one word corresponding to each instruction. The end of the program is signalled by a sentinel value **0xFFFFFFFF**. You are asked to write the RISC-V assembly code for two functions: **Decode** and **LoadUse**. In both functions you must follow all the RISC-V register save/restore conventions.

The opcode for all types of load instruction is **0000011**. The opcode for all ALU (R-type) instructions is **0110011**. Load instructions are I-type instructions and ALU instructions are R-type instructions. The core instruction formats for RISC-V are shown in Figure 1.

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
funct7				rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]						rs1		funct3		rd		opcode		I-type
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12 10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode		B-type
imm[31:12]										rd		opcode		U-type
imm[20 10:1 11 19:12]										rd		opcode		J-type

Figure 1: RISC-V Core Instruction Formats.

¹In a real compiler a bit vector is typically used for this purpose with one bit corresponding to each instruction. This question is using a whole byte to represent the immediate-use condition for each instruction to make the programming simpler.

1. (10 points) The function **Decode** has the following specification:

parameters:

- **a0**: binary representation of a single RISC-V assembly instruction

return value:

- **a0**:
 - 0: if it is a load instruction
 - 1: if it is an ALU instruction, also known as an R-type instruction
 - -1: if it is neither a load nor an ALU instruction
- **a1**:
 - if it is a load instruction: five bits specifying **rd** register in the five least-significant bits of **a1**. All other bits of **a1** are zero.
 - if it is an ALU instruction: five bits specifying **rs1** in the five least-significant bits of **a1**. All other bits of **a1** are zero.
 - if it is another type of instruction: the value of **a1** is does not matter
- **a2**:
 - if it is a load instruction: the value of **a2** does not matter
 - if it is an ALU instruction: five bits specifying **rs2** in the five least-significant bits of **a2**. All other bits of **a2** are zero.
 - if it is another type of instruction: the value of **a2** is does not matter

2. (20 points) Now you will write the **LoadUse** function that receives as parameters two memory addresses:

- the address of the first instruction in a RISC-V assembly program; and
- the address of the first byte of a preallocated array of bytes, called **dependent**, that already contains the value zero in each byte.

LoadUse analyzes the binary RISC-V assembly program and writes the value 0xFF in each byte of **dependent** whose position corresponds to an ALU instruction that uses the value of a register that was obtained by an immediate predecessor load instruction. Figure 2 provides an example illustrating the values that will be produced in the **dependent** array for a given RISC-V program. Your solution must be general and must work for any RISC-V program.

The function **LoadUse** **must call** the function **Decode** to decode each instruction and find out if it is an instruction of interest. The specification of **LoadUse** is as follows:

parameters:

- **a0**: address of the first instruction of a RISC-V Assembly Program
- **a1**: address of first element of the **dependent** array

return value: None

```

132 Decode:
133     li    t0, 0x03          # opcode for load instructions
134     li    t1, 0x33          # opcode for ALU instructions
135     andi   t2, a0, 0x7F     # t2 <- opcode
136     beq    t2, t0, Load
137     bne    t2, t1, Other
138     slli   a1, a0, 12
139     srli   a1, a1, 27        # a1 <- five bits specifying rs1 in LSBs
140     slli   a2, a0, 7
141     srli   a2, a2, 27        # s2 <- five bits specifying rs2 in LSBs
142     li    a0, 1
143     j      DecReturn
144 Load:
145     slli   a1, a0, 20
146     srli   a1, a1, 27        # a1 <- five bits specifying rd register in
147     li    a0, 0
148     j      DecReturn
149 Other:
150     li    a0, -1            # it is neither a load nor an ALU instruction
151 DecReturn:
152     ret

```

Figure 2: A solution for Decode function.

Binary Code	RISC-V Assembly	dependent array
0x00050283	lb t0, 0(a0)	0x00
0x00058303	lb t1, 0(a1)	0x00
0x00628e33	add t3, t0, t1	0xFF
0x00060383	lb t2, 0(a2)	0x00
0x006e7eb3	and t4, t3, t1	0x00
0x0006af03	lw t5, 0(a3)	0x00
0x01eeffb3	and t6, t4, t5	0xFF
0xfe0f06e3	beq t5, zero <label>	0x00
0xFFFFFFFF	# sentinel value	

Figure 3: Example illustrating the values to be returned in the dependent array.

```

72 LoadUse:
73     addi sp, sp, -24
74     sw    s0 0(sp)
75     sw    s1 4(sp)
76     sw    s2 8(sp)
77     sw    s3 12(sp)
78     sw    s4 16(sp)
79     sw    ra 20(sp)
80     mv    s0, a0                # fix initial address of instruction
81     mv    s1, a1
82     addi s2, a0, -4            # pointer to instructions
83     li    s3, -1
84 NextInst:
85     addi s2, s2, 4
86     lw    a0, 0(s2)
87     beq   a0, s3, LoadUseRet
88     jal   Decode
89     bne   a0 zero NextInst      # if it is not load got to next inst
90 AfterLoad:
91     mv    s4, a1                # a1 <- 5 bits specifying load rd
92     lw    a0, 4(s2)            # load instruction after load
93     beq   a0, s3, LoadUseRet    # if sentinel, we are done
94     jal   Decode                # decode instruction after load
95     beq   a0, zero, NextInst     # found another load
96     beq   a0, s3, NextInst       # neither a load nor an ALU go to next
97     beq   s4, a1, UseDependence # if load rd == ALU rs1
98     bne   s4, a2, NextInst       # if load rd != ALU rs2 go to next inst
99 UseDependence:
100     sub   t0, s2, s0            # t0 <- address of ALU - address of f
101     srli  t1, t0, 2             # t1 <- # of instructions between ALU
102     add   t2, s1, t1            # t2 <- address of dependent vector e
103     sb    s3, 1(t2)            # store 0xFF in element of dependent
104     j     NextInst
105 LoadUseRet:
106     lw    s0 0(sp)
107     lw    s1 4(sp)
108     lw    s2 8(sp)
109     lw    s3 12(sp)
110     lw    s4 16(sp)
111     lw    ra 20(sp)
112     addi sp, sp, 24
113     ret

```

Figure 4: A solution to the LoadUse function.