
Topic V18

Exceptions in RISC-V

Reading: (Section 4.10)

Cause Register in RISC-V

In RISC-V the *User Cause (ucause) Register* encodes the reason for an exception that was raised




Control and Status Registers in RISC-V

Status Register (ustatus):	0: User interrupts disabled 1: User interrupts enabled 1
Interrupt-enable register(uie):	1: Enable External Keyboard Interrupt 8 4
	1: Enable External Timer Interrupt

The CSR instructions

CSR = control and status register

RISC-V defines 4096 CSRs.
Each CSR instruction has 12 bits to specify a CSR



Atomic Read-Modify-Write Operations with CSRs

Atomic Read/Write CSR:

csrrw t0, 0, t1


Specifies the CSR where to perform operation CSRO is the ustatus register

For 64-bit RISCV

t0 0x00000035

CSR0 0x01020010

t1 | 0x00000042



zero 0x00000000 CSR0 0x01020010

t1 0x00000042

If destination register is register zero, only CSR0 value changes.

Atomic Read/Write Immediate CSR:

```
csrrwi t0, 0, 0x01 # t0 <- CSR zero extended # CSR <- zero-extended immed.
```

t0 0x00000042 CSR0 **0x0000000**

Atomic Read and Clear Bits in CSR:

t0 0x00000042 CSR0 0x00000010

t1 0xFFFF0000

A 1 bit in t1 cause the corresponding bit in CSR0 to be cleared.

Atomic Read and Clear Bits immediate in CSR:

High bits in immed. cause the corresponding bit in CSR0 to be cleared. csrrci t0, 0, 0x01 # t0 <- CSR zero extended # CSR <- CSR & /immed.

t0 0x00000042 CSR0 0x01020010

If immediate is zero, simply copy CSR value into destination register.

Atomic Read and Set Bits in CSR

t0 0x00000042 CSR0 0xFFFF0011


t1 0xFFFF0000

High bits in t1 cause the corresponding bit in CSR0 to be set.

Atomic Read and Set Bits Immediate in CSR

t0 0x00000042 CSR0 0x01020015

RISC-V Coprocessors



Control & Status register available in RARS

Register	Register	Usage
name	number	Osage

Control & Status register available in RARS

Register name	Register number	Usage
ustatus	0x00	interrupt mask and enable bits
uie	0x04	Enable user interrupts such as Timer and Keyboard (external)
utvec	0x05	The base address of the trap handler is stored in this register
uscratch	0x40	Temporary register to be used freely in the user trap handler
uepc	0x41	address of instruction that caused exception
ucause	0x42	exception type
utval	0x43	memory address of an offending memory reference
uip	0x44	User Interrupt pending

Privilege Levels

Privilege Levels

more access to machine

Level	Encoding	Name	Abbreviation
0	00	User/Application	U
			\

Each level has its own set of CSR's, for example:

All instructions are allowed

- Mstatus
- Sstatus
- Ustatus

Protection by Privilege Levels


- A program running in U cannot access any M or S CSR registers.
 - If a U program could change the base address of the trap handler for the machine level (mtvec), it could change an exception handle to do nasty things.
 - The operating system ensures that no user process accesses illegal memory.

Requesting Service

ecall:

Requests service from a more privileged mode.


Requests may percolate to higher levels.



Context Switching in the Linux Kernel

- Synchronous (syscall == ecall)
 - Before handling the issue, the OS must:
 - save all the s registers
 - save the ra register
- Asynchronous (exceptions)
 - Before handling the issue, the OS must:
 - save <u>all</u> the registers

printf execution



Trap Levels

- Vertical Trap
 - Increase privilege level
- Horizontal Trap
 - Privilege level does not change
 - Can be implemented as vertical traps that return control to a horizontal trap handler in the less-privileged mode.

Exception Codes

1			
1	Interrupt	Exception Code	Description

Exception Codes

Interrupt	Exception Code	Description
1	0	User software interrupt
1	1	Supervisor software interrupt
1	2	Reserved for future standard use
1	3	Machine software interrupt
1	4	User timer interrupt
1	5	Supervisor timer interrupt
1	6	Reserved for future standard use
1	7	Machine timer interrupt
1	8	User external interrupt
1	9	Supervisor external interrupt
1	10	Reserved for future standard use
1	11	Machine external interrupt
1	12-15	Reserved for future standard use
1	≥16	Reserved for platform use

What happens when an exception occurs?

Processor jumps to code starting at base address of the trap handler stored in the utvec register (5).

This is the first instruction of the exception handler.

Exception handler:

examines the cause of the exception jumps to the OS handler for that exception

OS either:

terminates the process that caused exception; or takes care of exception condition and restarts the process;


Writing an exception Handler

Can the handler save registers to the stack?

No!

Example where using the SP could go wrong

In both cases the sp is corrupted and cannot be used by the handler



How to save registers without using the user stack?

Create a stack in the kernel area!

A re-entrant exception handler

J. Nelson Amaral

University of Alberta

iTrapData: .space 4000

Create a kernel stack in the kernel memory region


.data


Let ksp be the address used for the kernel stack pointer.


Let us cratch register be used to store ksp at all times.


Exceptions can only be enabled when the value in uscratch is consistent with the state of the kernel stack

in memory.










.data iTrapData: .space 4000 Now that uscratch is initialized to ksp, the handler can be invoked by interrupts.

Updating the uscratch upon entering the exception handler Before enabling exceptions.




handler:
.data
iTrapData: .space 4000

handler:
csrrw t0, 0x040, t0 # t0 <- ksp; uscratch <- t0

sw t1, -4(t0) # Mem[ksp-4] <- t1


addi t1, t0, -16 # t1 <- updated ksp



```
handler:
.data
iTrapData: .space 4000

sw t1, -4(t0)  # Mem[ksp-4] <- t1
addi t1, t0, -16  # t1 <- updated ksp
csrrw t0, 0x040, t1  # t0 <- t0 original value;
# uscratch <- updated ksp
<enable exceptions because uscratch contains the correct ksp>
```

Saving registers that the handler will use.




.kdata iTrapData:


.space 4000


sw t0, 8(t1) # save t0 into kstack
sw t2, 4(t1) # save t2 into kstack
sw t3, 0(t1) # save t3 into kstack
<handler can use t0, t2, t3>

Restoring registers before exiting the handler.



Disable exceptions before moving the ksp by updating the value in sscratch.





```
.data
iTrapData: .space 4000 csrrw t0, 0x040, t0 # t0 <- ksp; uscratch <- t0
addi t0, t0, 16 # t0 <- ksp back to original position
csrrw t0, 0x040, t0 # t0 <- original t0; csrrw <- ksp
<enable exceptions and return>
```

```
.text
atStartUp:
csrrw t0, 0x040, t0
                    # t0 <- uscratch; uscratch <- t0
     t0, kstack
la
addi t0,t0, 4000 # kstack is the lowest address of allocated range
csrrw t0, 0x040, t0
                     # t0 <- t0 original value
                      # uscratch <- initial ksp</pre>
<other initialization tasks>
handler:
csrrw t0, 0x040, t0 # t0 <- ksp; uscratch <- t0
     t1, -4(t0) # Mem[ksp-4] <- t1
SW
addi t1, t0, -16 # t1 <- updated ksp
csrrw t0, 0x040, t1 # t0 <- t0 original value;
                      # uscratch <- updated ksp
<enable exceptions because uscratch contains the correct ksp>
      t0, 8(t1) # save t0 into kstack
SW
     t2, 4(t1)
                      # save t2 into kstack
SW
      t3, 0(t1) # save t3 into kstack
SW
<handler can use t0, t2, t3>
lw
       t0, 8(t1) # restore t3 from kstack
       t2, 4(t1) # restore t2 from kstack
1 w
lw
       t3, 0(t1) # restore t3 from kstack
       t1, 12(t1) # restore t1 from kstack
lw
<disable exceptions while updating ksp in sscratch>
       t0, 0x040, t0 # t0 <- ksp; uscratch <- t0
csrrw
addi
       t0, t0, 16 # t0 <- ksp back to original position
       t0, 0x040, t0 # t0 <- original t0; uscratch <- ksp
csrrw
<enable exceptions and return>
```

User-visible CSRs

Number	Name	Description
0x000	ustatus	User status register.
0x004	uie	User interrupt-enable register.
0x005	utvec	User trap handler base address.
0x040	uscratch	Scratch register for user trap handlers.
0x041	uepc	User exception program counter.
0x042	ucause	User trap cause.
0x043	utval	User bad address or instruction.
0x044	uip	User interrupt pending.