
Topic V12

Power, Multiprocessor, SPEC, Amdahl's Law Readings: (Section 1.7-1.10)


Power Trends




Power ∝ 1/2 Capacitive load × Voltage² × Frequency

 $\times 30$


 $5V \rightarrow 1V$ $\times 1000$




Power X Frequency X Voltage




Uniprocessor Performance



50 Years of Microprocessor Trend Data




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp



Single Core Processor

Instruction-Level Parallelism (ILP)
Hardware executes multiple instructions at once
ILP is hidden from the programmer



Multiprocessors


Multicore microprocessors

Requires explicitly parallel programming Hard to do

Programming for performance

Load balancing


Optimizing communication and synchronization



Quad-Core AMD Opteron - 2007



Standard Performance Evaluation Corporation



OSG

Open Systems Group

CPU Working Group

HPG

High Performance Group

GWPG

Graphics and Workstation Performance Group

RG

Research Group

> 80 member organizations & associates

Founded 1988



Spec Research Group


























































UNIVERSITY of HOUSTON























SAN FRANCISCO

STATE UNIVERSITY













SPEC CPU Benchmark

Programs used to measure performance

Supposedly typical of actual workload

Standard Performance Evaluation Corp (SPEC)

Develops benchmarks for CPU, I/O, Web, ...

SPEC CPU2006 and SPEC CPU2017

Elapsed time to execute a selection of programs

Negligible I/O --- focuses on CPU performance

Normalize relative to reference machine

Summarize as geometric mean of performance ratios

CINT2006 (integer) and CFP2006 (floating-point)

A Sample SPEC CPU 2017 int Result Publication

Hardware

CPU Name: AMD EPYC 7742

Max MHz: 3400

Nominal: 2250

Enabled: 64 cores, 1 chip, 2 threads/core

Orderable: 1 chip

Cache L1: 32 KB I + 32 KB D on chip per core

L2: 512 KB I+D on chip per core

L3: 256 MB I+D on chip per chip,

16 MB shared / 4 cores

Other: None

Memory: 256 GB (8 x 32 GB 2Rx4 PC4-3200AA-R)

Storage: 1 x 1 TB SATA SSD

Other: None

Software

OS: SUSE Linux Enterprise Server 15 SP1 (x86_64)

Kernel 4.12.14-195-default

Compiler: C/C++/Fortran: Version 2.0.0 of AOCC

Parallel: Yes

Firmware: Version 0302 released Aug-2019

File System: xfs

System State: Run level 3 (multi-user)

Base Pointers: 64-bit

Peak Pointers: 32/64-bit

Other: jemalloc: jemalloc memory allocator library v5.1.0

Power Management: --

	Base									
Benchmark	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio			
600.perlbench_s	64	368	4.82	375	4.74	<u>371</u>	<u>4.78</u>			

Bold indicates the median of the three measurements.

 $SPECratio = \frac{Ref time}{Exec time}$

	Base								
Benchmark	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio		
600.perlbench_s	64	368	4.82	375	4.74	<u>371</u>	<u>4.78</u>		
602.gcc_s	64	399	9.97	400	9.95	<u>400</u>	<u>9.95</u>		
605.mcf_s	64	305	15.5	<u>305</u>	<u>15.5</u>	305	15.5		
620.omnetpp_s	64	317	5.15	315	5.17	<u>316</u>	<u>5.16</u>		
623.xalancbmk_s	64	152	9.33	<u>152</u>	<u>9.35</u>	151	9.37		
625.x264_s	64	<u>137</u>	<u>12.8</u>	137	12.8	138	12.8		
631.deepsjeng_s	64	286	5.00	<u> 286</u>	<u>5.00</u>	286	5.00		
641.leela_s	64	393	4.34	393	4.34	<u>393</u>	<u>4.34</u>		
648.exchange2_s	64	179	16.5	179	16.4	<u>179</u>	<u>16.5</u>		
657.xz_s	64	296	20.9	<u>296</u>	<u>20.9</u>	296	20.9		
SPECspeed®2017_int_base =			8.98			Ref	time		

Bold indicates the median of the three measurements.

 $SPECratio = \frac{Rei time}{Exec time}$





ISPASS-2018

2018 IEEE International Symposium on Performance Analysis of Systems and Software April 2-4, 2018
Belfast, Northern Ireland, United Kingdom

The Alberta Workloads for the SPEC CPU 2017 Benchmark Suite

José Nelson Amaral*, Edson Borin[†] Dylan Ashley*, Caian Benedicte[†], Elliot Colp[‡], João Henrique Stange Hoffmam[†] Marcus Karpoff*, Erick Ochoa* Morgan Redshaw Raphael Ernani Rodrigues[§]

* Department of Computing Science, University of Alberta, Edmonton, AB, Canada.

† Instituto de Computação, Universidade de Campinas, Campinas, SP, Brazil.


[‡] Bioware, Edmonton, AB, Canada.

[§] Microsoft, Redmond, WA, USA.

[¶] DeepMind, London, UK.

Pitfall: Amdahl's Law


Improving a single aspect of a computer does not lead to a proportional improvement in overall performance



Pitfall: Amdahl's Law

Example: In a 100-second program, multiplication accounts for 80 seconds

How much improvement in multiplication performance do we need to get 5× overall improvement?



5× improvement ⇒ new total time = 20 seconds

$$20 = \frac{80}{n} + 20$$

Can't be done!

Pitfall: MIPS as a Performance Metric

MIPS: Millions of Instructions Per Second

Doesn't account for

Differences in ISAs between computers

Differences in complexity between instructions

$$\begin{aligned} \text{MIPS} &= \frac{\text{Instruction Count}}{\text{Execution Time} \times 10^6} \\ &= \frac{\text{Instruction Count}}{\frac{\text{Instruction Count} \times \text{CPI}}{\text{Clock rate}}} = \frac{\text{Clock rate}}{\text{CPI} \times 10^6} \end{aligned}$$

CPI varies between programs on a given CPU

Concluding Remarks

Cost/performance is improving

Due to underlying technology development

Hierarchical layers of abstraction

In both hardware and software

Instruction-set architecture

The hardware/software interface

Execution time: the best performance measure

Power is a limiting factor

Use parallelism to improve performance