# Topic V21


Computer Arithmetic:

Multiplication and Division


Readings: (Section 3.3-3.4)


### Multiplication (unsigned)

Start with the long-multiplication approach





Length of the product is the sum of operand lengths






ALU ≡ Arithmetic and Logic Unit







This upper half was initialized with zeros and shifted out so we multiplicand can make multiplicand smaller 1000 multiplicand 1001 multiplier X 0 0 0 0 0 1001000 product Then, we can use multiplier a smaller adder 0 0 8-bit Adder product

Adder can write result into upper half of product and then we can shift to the right

0

0

Can put multiplier initially on the lower half of product because it will be shifted out


Control

0

0


0

0



Final product after k shifts


### Fast Multiplication (example)



#### Faster Multiplier

Uses multiple adders

Cost/performance tradeoff




Can be pipelined

Several multiplications performed in parallel

### Pipelining

Laundry example – 4 loads of clothes
Washing takes 30 minutes
Drying takes 40 minutes
Folding takes 20 minutes




### Pipelined Multiplication (example)

1000 multiplicandx 1001 multiplier

1010 multiplicandx 1011 multiplier

1100 multiplicand0011 multiplier

X



#### RISC-V Multiplication

Four instructions to produce a properly signed or unsigned 64-bit product

#### RISC-V Multiplication

```
mulhu rd, rs1, rs2
```

perform 32-bit x 32-bit multiplication (both operands unsigned) place the upper 32-bits of the product in rd


```
mulhsu rd, rs1, rs2
perform 32-bit x 32-bit multiplication (signed x unsigned)
and place the upper 32-bits of the product in rd
```


### 64-bit = 32-bit x 32-bit RISC-V Multiplication


mul rdl, rs1, rs2
mul rdl, rs1, rs2
microarchitecture merges the two instructions into a single multiplication operation.


rdh cannot be the same register as either rs1 or rs2

## Long Division












Step 2: Remainder+Divisor to restore Remainder




Step 2: Remainder+Divisor to restore Remainder




Step 2: Remainder+Divisor to restore Remainder




Step 2: Do not restore remainder




Step 2: Do not restore remainder








Algorithm description in slides 5 and 6 of:


https://people.cs.pitt.edu/~cho/cs0447/currentsemester/handouts/lect-ch3p2\_4up.pdf













Do not restore the remainder



Do not restore the remainder



#### RISC-V Division

Two instructions for integer division and two instructions for remainder to handle both signed and unsigned integers

RISC-V divide instructions ignore overflow and division-by-0 Software must perform checks if required