

# Topic V05

Binary Representation  
of Instructions

# Representing Instructions

Instructions are encoded in a binary representation

Called machine code

RISC-V instructions

Encoded as 32-bit instruction words

Small number of formats encoding operation code (opcode),  
register number, ...

Regularity!

Register Names:


$t0 - t2 \iff x5 - x7$

$t3 - t6 \iff x28 - x31$

$s0 - s1 \iff x8 - x9$

$s2 - s11 \iff x18 - x27$

# Representing Instructions: R-Type




Hexadecimal Representation : **0x015B82B3**

- op: **Opcode** to specify the operation and format of an instruction
- func7: **function code** specifies the variant of the instruction to be executed
- func3: **function code**; partially, specifies the variant of the instruction to be executed
- rd: **register destination** operand
- rs1: first **register source** operand
- rs2: second **register source** operand


# Organization of a Computer

## Processor




## Memory

Address	Value
0x0800101C	
0x08001018	
0x08001014	
0x08001010	
0x0800100C	
0x08001008	0x015B82B3
0x08001004	
0x08001000	



# Representing Instructions: I-Type


lw <sup>x5</sup>t0, <sup>x19</sup>23(s3)     # t0 ← Memory[s3 + 23]



Hexadecimal Representation: 0x0179A283

# Representing Instructions: S-Type

<sup>x5</sup>  
|  
sw t0, 1200(<sup>x6</sup>t1) # Memory[t1 + 1200] ← t0




Hexadecimal Representation: 0x4A532823

1200 →


# Representing Instructions: U-Type

<sup>x5</sup>  
|  
lui t0, 0x0F008      # R[rd] = {imm, 12'b0}



Hexadecimal Representation: 0x0F0082B7

This far we  
learned





# Instructions for Making Decisions

# Instructions for Making Decisions

## C code

```
if (i == j)
    f = g + h;
else
    f = g - h;
```

## Assumption

```
f ↔ s0
g ↔ s1
h ↔ s2
i ↔ s3
j ↔ s4
```

## RISC-V assembly


```
                bne    s3, s4, Subtract    # if i ≠ j goto Subtract
                add    s0, s1, s2          # f ← g + h
                jal    zero, Exit          # goto Exit
Subtract:       sub    s0, s1, s2          # f ← g - h
Exit:           ...
```

# Branch Instructions: SB-Type

Memory Address

0x1000 0000	bne	s3, s4, Subtr	# if i ≠ j goto Subtr	We want to
0x1000 0004	add	s0, s1, s2	# f ← g + h	jump to a label
0x1000 0008	jal	zero, Exit	# goto Exit	12 bytes away
0x1000 000C Subtr:	sub	s0, s1, s2	# f ← g - h	
0x1000 0010 Exit:	...			

bne s3, s4, 12    ⇔    if(R[rs1] ≠ R[rs2]) PC ← PC + {imm, 1b'0}  
else PC ← PC + 4




# Branch Instructions: SB-Type

# Memory Address

0x1000	0000	bne	s3, s4, Subtr	# if i ≠ j goto Subtr	We want to
0x1000	0004	add	s0, s1, s2	# f ← g + h	jump to a label
0x1000	0008	jal	zero, Exit	# goto Exit	12 bytes away
0x1000	000C	Subtr:	sub	s0, s1, s2	
0x1000	0010	Exit:	...		

```
bne s3, s4, 12      ⇔      if(R[rs1] ≠ R[rs2]) PC ← PC + {imm, 1b'0}
                        else PC ← PC + 4
```



## What is 12 expressed in 13 bit signed binary?

Bit 0 is always zero and does not need representation

$\downarrow$  0000 0000 0000 0000 0000 0000 0000 1100 Immediate is sign-extended to 32 bits  
 +0001 0000 0000 0000 0000 0000 0000 0000

0001 0000 0000 0000 0000 0000 0000 1100 → New PC

# Branch Instructions: SB-Type

Memory Address

0x1000 0000	bne	<sup>x19</sup> s3, <sup>x20</sup> s4, Subtr	# if i ≠ j goto Subtr
0x1000 0004	add	s0, s1, s2	# f ← g + h
0x1000 0008	jal	zero, Exit	# goto Exit
0x1000 000C Subtr:	sub	s0, s1, s2	# f ← g - h
0x1000 0010 Exit:	...		

bne s3, s4, 12    ⇔    if(R[rs1] ≠ R[rs2]) PC ← PC + {imm, 1b'0}  
else PC ← PC + 4

imm[12 10:5]		rs2		rs1		func3		imm[4:1 11]		op	
0 0x00		20		19		0x1		0x6 0		0x63	
31	25	24	20	19	15	14	12	11	7	6	0
0000000		10100		10011		001		01100		1100011	

Hexadecimal

0x01499663

Representation:

# Branch recap

• 0x1000 0000	bne	s3, s4, Subtr
• 0x1000 0004	add	s0, s1, s2
• 0x1000 0008	jal	zero, Exit
• 0x1000 000C Subtr:	sub	s0, s1, s2
• 0x1000 0010 Exit:	...	

# if  $i \neq j$  goto Subtr  
#  $f \leftarrow g + h$   
# goto Exit  
#  $f \leftarrow g - h$

Labels appear in the assembly program,  
but not in the binary representation




# Branch recap

Immediate is sign-extended to 32-bits.

Bit 0 of immediate is implicitly zero.

Immediate is negative for backward branches.

- 0x1000 0000      bne      s3, s4, Subtr      # if i ≠ j goto Subtr
- 0x1000 0004      add      s0, s1, s2      # f ← g + h
- 0x1000 0008      jal      zero, Exit      # goto Exit
- 0x1000 000C Subtr:      sub      s0, s1, s2      # f ← g − h
- 0x1000 0010 Exit:      ...

imm[12 10:5]		rs2	rs1	func3	imm[4:1 11]		op				
0 0x00		20	19	0x1	0x6 0		0x63				
											
31	25	24	20	19	15	14	12	11	7	6	0
0000000		10100		10011		001		01100		1100011	

Immediate field has the distance between the branch and its target

# Example

A 32-bit RISC-V processor fetched an instruction whose hexadecimal representation is:

**0xFE0008E3**

From the address **0x00400010**

What is the address of the next instruction that will be executed?



Instruction binary in hexadecimal:

**0xFE0008E3**

1111 1110 0000 0000 0000 1000 1110 0011

OpCode

# OpCode

# 1100011

## PSEUDO INSTRUCTIONS

MNEMONIC	NAME	DESCRIPTION	USES
beqz	Branch = zero	if[R[rs1]]==0) PC=PC+{imm,1b'0}	beq
bneqz	Branch ≠ zero	if[R[rs1]]!=0) PC=PC+{imm,1b'0}	bne
fabs.s, fabs.d	Absolute Value	F[rd] = (F[rs1]<0) ? -F[rs1] : F[rs1]	fsgnx
fmv.s, fmv.d	FP Move	F[rd] = F[rs1]	fsgnj
fneg.s, fneg.d	FP negate	F[rd] = -F[rs1]	fsgnjn
j	Jump	PC = {imm,1b'0}	jal
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
li	Load imm	R[rd] = imm	addi
mv	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	sub
nop	No operation	R[0] = R[0]	addi
not	Not	R[rd] = ~R[rs1]	xorl
ret	Return	PC = R[1]	jalr
segez	Set = zero	R[rd] = (R[rs1]==0) ? 1 : 0	sltiu
snez	Set ≠ zero	R[rd] = (R[rs1]!=0) ? 1 : 0	sltu

## OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL
lb	I	0000011	000		03/0
lh	I	0000011	001		03/1
lw	I	0000011	010		03/2
lbu	I	0000011	100		03/4
lhu	I	0000011	101		03/5
fence	I	0001111	000		0F/0
fence.i	I	0001111	001		0F/1
addi	I	0010011	000		13/0
slli	I	0010011	001	0000000	13/1/00
slti	I	0010011	010		13/2
sltiu	I	0010011	011		13/3
xori	I	0010011	100		13/4
srlr	I	0010011	101	0000000	13/5/00
srai	I	0010011	101	0100000	13/5/20
ori	I	0010011	110		13/6
andi	I	0010011	111		13/7
auipc	U	0010111			17

sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
sw	S	0100011	010		23/2
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
slt	R	0110011	010	0000000	33/2/00
sltu	R	0110011	011	0000000	33/3/00
xor	R	0110011	100	0000000	33/4/00
srl	R	0110011	101	0000000	33/5/00
sra	R	0110011	101	0100000	33/5/20
or	R	0110011	110	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37

beq	SB	1100011	000		63/0
bne	SB	1100011	001		63/1
blt	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	I	1100111	000		67/0
jal	UJ	1101111			6F
ecall	I	1110011	000	000000000000	73/0/000
ebreak	I	1110011	000	000000000001	73/0/001
CSRrw	I	1110011	001		73/1
CSRrs	I	1110011	010		73/2
CSRrc	I	1110011	011		73/3
CSRwI	I	1110011	101		73/5
CSRrsI	I	1110011	110		73/6
CSRrcI	I	1110011	111		73/7

③

## REGISTER NAME, USE, CALLING CONVENTION

④


REGISTER	NAME	USE	SAVER
x0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	--
x4	tp	Thread pointer	--
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
f0-f7	ft0-ft7	FP Temporaries	Caller
f8-f9	fs0-fs1	FP Saved registers	Callee
f10-f11	fa0-fa1	FP Function arguments/Return values	Caller
f12-f17	fa2-fa7	FP Function arguments	Caller
f18-f27	fs2-fs11	FP Saved registers	Callee
f28-f31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller

## IEEE 754 FLOATING-POINT STANDARD


$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$

where Half-Precision Bias = 15, Single-Precision Bias = 127,  
Double-Precision Bias = 1023, Quad-Precision Bias = 16383

## IEEE Half-, Single-, Double-, and Quad-Precision Formats:



## MEMORY ALLOCATION



## SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
1000 <sup>1</sup>	Kilo-	K	2 <sup>10</sup>	Kibi-	Ki
1000 <sup>2</sup>	Mega-	M	2 <sup>20</sup>	Mebi-	Mi
1000 <sup>3</sup>	Giga-	G	2 <sup>30</sup>	Gibi-	Gi
1000 <sup>4</sup>	Tera-	T	2 <sup>40</sup>	Tebi-	Ti
1000 <sup>5</sup>	Peta-	P	2 <sup>50</sup>	Pebi-	Pi
1000 <sup>6</sup>	Exa-	E	2 <sup>60</sup>	Exbi-	Ei
1000 <sup>7</sup>	Zetta-	Z	2 <sup>70</sup>	Zebi-	Zi
1000 <sup>8</sup>	Yotta-	Y	2 <sup>80</sup>	Yobi-	Yi
1000 <sup>9</sup>	Ronna-	R	2 <sup>90</sup>	Robi-	Ri
1000 <sup>10</sup>	Queca-	Q	2 <sup>100</sup>	Quebi-	Qi
1000 <sup>-1</sup>	milli-	m	1000 <sup>-1</sup>	femto-	f
1000 <sup>-2</sup>	micro-	μ	1000 <sup>-2</sup>	atto-	a
1000 <sup>-3</sup>	nano-	n	1000 <sup>-3</sup>	zepto-	z
1000 <sup>-4</sup>	pico-	p	1000 <sup>-4</sup>	yocto-	y
			1000 <sup>-5</sup>	ronto-	r
			1000 <sup>-6</sup>	quecto-	q

RISC-V Reference Data Card (“Green Card”) 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

# OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL
lb	I	0000011	000		03/0
lh	I	0000011	001		03/1
lw	I	0000011	010		03/2
lbu	I	0000011	100		03/4
lhu	I	0000011	101		03/5
fence	I	0001111	000		0F/0
fence.i	I	0001111	001		0F/1
addi	I	0010011	000		13/0
slli	I	0010011	001	0000000	13/1/00
slti	I	0010011	010		13/2
sltiu	I	0010011	011		13/3
xori	I	0010011	100		13/4
srlr	I	0010011	101	0000000	13/5/00
srai	I	0010011	101	0100000	13/5/20
ori	I	0010011	110		13/6
andi	I	0010011	111		13/7
auipc	U	0010111			17

sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
sw	S	0100011	010		23/2
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
sllt	R	0110011	010	0000000	33/2/00
slltu	R	0110011	011	0000000	33/3/00
xor	R	0110011	100	0000000	33/4/00
srl	R	0110011	101	0000000	33/5/00
sra	R	0110011	101	0100000	33/5/20
or	R	0110011	110	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37

beq	SB	1100011	000		63/0
bne	SB	1100011	001		63/1
blt	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	I	1100111	000		67/0
jal	I	1101111			6F
ecall	I	1110011	000	000000000000	73/0/000
ebreak	I	1110011	000	000000000001	73/0/001
CSRrw	I	1110011	001		73/1
CSRrs	I	1110011	010		73/2
CSRrc	I	1110011	011		73/3
CSRrwi	I	1110011	101		73/5
CSRrsi	I	1110011	110		73/6
CSRrct	I	1110011	111		73/7


f12-f17	fa2-fa7	FP Function arguments	Caller
f18-f27	fs2-fs11	FP Saved registers	Callee
f28-f31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller

## IEEE 754 FLOATING-POINT STANDARD

$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$


where Half-Precision Bias = 15, Single-Precision Bias = 127,  
Double-Precision Bias = 1023, Quad-Precision Bias = 16383

### IEEE Half-, Single-, Double-, and Quad-Precision Formats:



## MEMORY ALLOCATION

SP → 0000 003f ffff fff0<sub>hex</sub>



## SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
1000 <sup>1</sup>	Kilo-	K	2 <sup>10</sup>	Kibi-	Ki
1000 <sup>2</sup>	Mega-	M	2 <sup>20</sup>	Mebi-	Mi
1000 <sup>3</sup>	Giga-	G	2 <sup>30</sup>	Gibi-	Gi
1000 <sup>4</sup>	Tera-	T	2 <sup>40</sup>	Tebi-	Ti
1000 <sup>5</sup>	Peta-	P	2 <sup>50</sup>	Pebi-	Pi
1000 <sup>6</sup>	Exa-	E	2 <sup>60</sup>	Exbi-	Ei
1000 <sup>7</sup>	Zetta-	Z	2 <sup>70</sup>	Zebi-	Zi
1000 <sup>8</sup>	Yotta-	Y	2 <sup>80</sup>	Yobi-	Yi
1000 <sup>9</sup>	Ronna-	R	2 <sup>90</sup>	Robi-	Ri
1000 <sup>10</sup>	Quecca-	Q	2 <sup>100</sup>	Quebi-	Qi
1000 <sup>-1</sup>	milli-	m	1000 <sup>-5</sup>	femto-	f
1000 <sup>-2</sup>	micro-	μ	1000 <sup>-6</sup>	atto-	a
1000 <sup>-3</sup>	nano-	n	1000 <sup>-7</sup>	zepto-	z
1000 <sup>-4</sup>	pico-	p	1000 <sup>-8</sup>	yocto-	y
			1000 <sup>-9</sup>	ronto-	r
			1000 <sup>-10</sup>	quecto-	q

OpCode

1100011


2. Fold bottom side of Data Card ("Green Card")

1. Pull along perforation to separate card

OpCode

1100011

Format: SB



beq	SB	1100011	000		63/0
bne	SB	1100011	001		63/1
blt	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	I	1100111	000		67/0
jal	UJ	1101111			6F
ecall	I	1110011	000	000000000000	73/0/000
ebreak	I	1110011	000	000000000001	73/0/001
CSRRW	I	1110011	001		73/1
CSRRS	I	1110011	010		73/2
CSRRC	I	1110011	011		73/3
CSRRWI	I	1110011	101		73/5
CSRRSI	I	1110011	110		73/6
CSRRCI	I	1110011	111		73/7



Reference Data

RV32I BASE INTEGER INSTRUCTIONS, in alphabetical order				
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
add	R	ADD	$R[rd] = R[rs1] + R[rs2]$	
addi	I	ADD Immediate	$R[rd] = R[rs1] + imm$	
and	R	AND	$R[rd] = R[rs1] \& R[rs2]$	
andi	I	AND Immediate	$R[rd] = R[rs1] \& imm$	
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$	
beq	SB	Branch Equal	$if(R[rs1] == R[rs2])$ $PC = PC + \{imm, 1b'0\}$	
bge	SB	Branch Greater than or Equal	$if(R[rs1] \geq R[rs2])$ $PC = PC + \{imm, 1b'0\}$	
bgeu	SB	Branch $\geq$ Unsigned	$if(R[rs1] \geq_{u} R[rs2])$ $PC = PC + \{imm, 1b'0\}$	2)
blt	SB	Branch Less Than	$if(R[rs1] < R[rs2])$ $PC = PC + \{imm, 1b'0\}$	
bltu	SB	Branch Less Than Unsigned	$if(R[rs1] <_{u} R[rs2])$ $PC = PC + \{imm, 1b'0\}$	2)
bne	SB	Branch Not Equal	$if(R[rs1] \neq R[rs2])$ $PC = PC + \{imm, 1b'0\}$	
csrcr	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR; CSR = CSR \& \sim R[rs1]$	
csrcri	I	Cont./Stat.RegRead&Clear Imm	$R[rd] = CSR; CSR = CSR \& \sim imm$	
csrcrs	I	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR   R[rs1]$	
csrcrai	I	Cont./Stat.RegRead&Set Imm	$R[rd] = CSR; CSR = CSR   imm$	
csrcrw	I	Cont./Stat.RegRead&Write	$R[rd] = CSR; CSR = R[rs1]$	
csrcrwi	I	Cont./Stat.Reg Read&Write Imm	$R[rd] = CSR; CSR = imm$	
ebreak	I	Environment BREAK	Transfer control to debugger	
ecall	I	Environment CALL	Transfer control to operating system	
fence	I	Synch thread	Synchronizes threads	
fence.i	I	Synch Instr & Data	Synchronizes writes to instruction stream	
jal	UJ	Jump & Link	$R[rd] = PC + 4; PC = PC + \{imm, 1b'0\}$	
jalr	I	Jump & Link Register	$R[rd] = PC + 4; PC = R[rs1] + imm$	
lb	I	Load Byte	$R[rd] = \{24'bM\}[7], M[R[rs1] + imm][7:0]$	3) 4)
lbu	I	Load Byte Unsigned	$R[rd] = \{24'b0, M[R[rs1] + imm][7:0]\}$	
lh	I	Load Halfword	$R[rd] = \{16'bM\}[15], M[R[rs1] + imm][15:0]$	
lhu	I	Load Halfword Unsigned	$R[rd] = \{16'b0, M[R[rs1] + imm][15:0]\}$	4)
lui	U	Load Upper Immediate	$R[rd] = \{imm, 12'b0\}$	
lw	I	Load Word	$R[rd] = \{M[R[rs1] + imm][31:0]\}$	
or	R	OR	$R[rd] = R[rs1]   R[rs2]$	
ori	I	OR Immediate	$R[rd] = R[rs1]   imm$	4)
sb	S	Store Byte	$M[R[rs1] + imm][7:0] = R[rs2][7:0]$	
sh	S	Store Halfword	$M[R[rs1] + imm][15:0] = R[rs2][15:0]$	
sll	R	Shift Left	$R[rd] = R[rs1] << R[rs2]$	
slli	I	Shift Left Immediate	$R[rd] = R[rs1] << imm$	
slt	R	Set Less Than	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	
slti	I	Set Less Than Immediate	$R[rd] = (R[rs1] < imm) ? 1 : 0$	
sltiu	I	Set < Immediate Unsigned	$R[rd] = (R[rs1] <_{u} imm) ? 1 : 0$	
sltu	R	Set Less Than Unsigned	$R[rd] = (R[rs1] <_{u} R[rs2]) ? 1 : 0$	
sra	R	Shift Right Arithmetic	$R[rd] = R[rs1] >> R[rs2]$	2)
srai	I	Shift Right Arith Imm	$R[rd] = R[rs1] >> imm$	2)
srl	R	Shift Right (Word)	$R[rd] = R[rs1] >> R[rs2]$	5)
srli	I	Shift Right Immediate	$R[rd] = R[rs1] >> imm$	5)
sub,subw	R	SUBtract (Word)	$R[rd] = R[rs1] - R[rs2]$	
sw	S	Store Word	$M[R[rs1] + imm][31:0] = R[rs2][31:0]$	
xor	R	XOR	$R[rd] = R[rs1] \wedge R[rs2]$	
xori	I	XOR Immediate	$R[rd] = R[rs1] \wedge imm$	

- Notes: 1) Operation assumes unsigned integers (instead of 2's complement)  
2) The least significant bit of the branch address in jalr is set to 0  
3) (signed) Load instructions extend the sign bit of data to fill the 32-bit register  
4) Replicates the sign bit to fill in the leftmost bits of the result during right shift  
5) Multiply with one operand signed and one unsigned  
6) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register  
7) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf, denorm, ...)  
8) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location  
The immediate field is sign-extended in RISC-V

ARITHMETIC CORE INSTRUCTION SET

RV64M Multiply Extension			DESCRIPTION (in Verilog)		NOTE
MNEMONIC	FMT	NAME			
muli	R	MULTiply	$R[rd] = (R[rs1] * R[rs2]) \{63:0\}$		
mulh	R	MULTiply High	$R[rd] = (R[rs1] * R[rs2]) \{127:64\}$		
mulhsu	R	MULTiply High Unsigned	$R[rd] = (R[rs1] * R[rs2]) \{127:64\}$		2)
mulhu	R	MULTiply upper Half Unsigned	$R[rd] = (R[rs1] * R[rs2]) \{127:64\}$		6)
div	R	DIVide	$R[rd] = R[rs1] / R[rs2]$		
divu	R	DIVide Unsigned	$R[rd] = (R[rs1] / R[rs2])$		2)
rem	R	REMainder	$R[rd] = (R[rs1] \% R[rs2])$		
remu	R	REMainder Unsigned	$R[rd] = (R[rs1] \% R[rs2])$		2)
RV64F and RV64D Floating-Point Extensions					
fld,flw	I	Load (Word)	$F[rd] = M[R[rs1] + imm]$		
fsd,fsd	S	Store (Word)	$M[R[rs1] + imm] = F[rd]$		
fadd.s,fadd.d	R	ADD	$F[rd] = F[rs1] + F[rs2]$		7)
fsub.s,fsub.d	R	SUBtract	$F[rd] = F[rs1] - F[rs2]$		7)
fmul.s,fmul.d	R	MULTiply	$F[rd] = F[rs1] * F[rs2]$		7)
fdi.v.s,fdi.v.d	R	DIVide	$F[rd] = F[rs1] / F[rs2]$		7)
fsqrt.s,fsqrt.d	R	SQuare RooT	$F[rd] = \sqrt{F[rs1]}$		7)
fmaadd.s,fmaadd.d	R	Multiply-ADD	$F[rd] = F[rs1] * F[rs2] + F[rs3]$		7)
fmsub.s,fmsub.d	R	Multiply-SUBtract	$F[rd] = F[rs1] * F[rs2] - F[rs3]$		7)
fmnsub.s,fmnsub.d	R	Negative Multiply-ADD	$F[rd] = -F[rs1] * F[rs2] - F[rs3]$		7)
fmnadd.s,fmnadd.d	R	Negative Multiply-SUBtract	$F[rd] = -F[rs1] * F[rs2] + F[rs3]$		7)
fsgnj.s,fsgnj.d	R	SIGN source	$F[rd] = (F[rs2] < 0 ? F[rs1] : \sim F[rs1])$		7)
fsgnjn.s,fsgnjn.d	R	Negative SIGN source	$F[rd] = (\sim F[rs2] < 0 ? F[rs1] : \sim F[rs1])$		7)
fsgnjx.s,fsgnjx.d	R	Xor SIGN source	$F[rd] = (F[rs2] < 0 ? F[rs1] : \sim F[rs1])$		7)
fmin.s,fmin.d	R	MINimum	$F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2]$		7)
fmax.s,fmax.d	R	MAXimum	$F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]$		7)
feq.s,feq.d	R	Compare Float Equal	$R[rd] = (F[rs1] == F[rs2]) ? 1 : 0$		7)
flt.s,flt.d	R	Compare Float Less Than	$R[rd] = (F[rs1] < F[rs2]) ? 1 : 0$		7)
fle.s,fle.d	R	Compare Float Less than or =	$R[rd] = (F[rs1] <= F[rs2]) ? 1 : 0$		7)
fclass.s,fclass.d	R	Classify Type	$R[rd] = \text{class}(F[rs1])$		7,8)
fmv.s.x,fmv.d.x	R	Move from Integer	$F[rd] = R[rs1]$		7)
fmv.x.s,fmv.x.d	R	Move to Integer	$R[rd] = F[rs1]$		7)
fcvt.d.s	R	Convert from SP to DP	$F[rd] = \text{single}(F[rs1])$		
fcvt.s.d	R	Convert from DP to SP	$F[rd] = \text{double}(F[rs1])$		
fcvt.s.w,fcvt.d.w	R	Convert from 32b Integer	$F[rd] = \text{float}(R[rs1][31:0])$		7)
fcvt.s.l,fcvt.d.l	R	Convert from 64b Integer	$F[rd] = \text{float}(R[rs1][63:0])$		7)
fcvt.s.wu,fcvt.d.wu	R	Convert from 32b Int Unsigned	$F[rd] = \text{float}(R[rs1][31:0])$		2,7)
fcvt.s.lu,fcvt.d.lu	R	Convert from 64b Int Unsigned	$F[rd] = \text{float}(R[rs1][63:0])$		2,7)
fcvt.w.s,fcvt.w.d	R	Convert to 32b Integer	$R[rd][31:0] = \text{integer}(F[rs1])$		7)
fcvt.l.s,fcvt.l.d	R	Convert to 64b Integer	$R[rd][63:0] = \text{integer}(F[rs1])$		7)
fcvt.wu.s,fcvt.wu.d	R	Convert to 32b Int Unsigned	$R[rd][31:0] = \text{integer}(F[rs1])$		2,7)
fcvt.lu.s,fcvt.lu.d	R	Convert to 64b Int Unsigned	$R[rd][63:0] = \text{integer}(F[rs1])$		2,7)
RV64A Atomic Extension					
amoadd.w,amoadd.d	R	ADD	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] + R[rs2]$		9)
amoand.w,amoand.d	R	AND	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \& R[rs2]$		9)
amomax.w,amomax.d	R	MAXimum	$R[rd] = M[R[rs1]]$ $if(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]$		9)
amomaxu.w,amomaxu.d	R	MAXimum Unsigned	$R[rd] = M[R[rs1]]$ $if(R[rs2] >_{u} M[R[rs1]]) M[R[rs1]] = R[rs2]$		2,9)
amomin.w,amomin.d	R	MINimum	$R[rd] = M[R[rs1]]$ $if(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]$		9)
amominu.w,amominu.d	R	MINimum Unsigned	$R[rd] = M[R[rs1]]$ $if(R[rs2] <_{u} M[R[rs1]]) M[R[rs1]] = R[rs2]$		2,9)
amoor.w,amoor.d	R	OR	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]]   R[rs2]$		9)
amoswap.w,amoswap.d	R	SWAP	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = R[rs2]$		9)
amoxor.w,amoxor.d	R	XOR	$R[rd] = M[R[rs1]]$ $M[R[rs1]] = M[R[rs1]] \wedge R[rs2]$		9)
lr.w,lr.d	R	Load Reserved	$R[rd] = M[R[rs1]]$ reservation on M[R[rs1]]		
sc.w,sc.d	R	Store Conditional	if reserved, M[R[rs1]] = R[rs2]. $R[rd] = 0$ , else $R[rd] = 1$		

CORE INSTRUCTION FORMATS


	31	27	26	25	24	20	19	15	14	12	11	7	6	0					
R	funct7				rs2				rs1				funct3		rd	Opcode			
I	imm[11:0]								rs1				funct3		rd	Opcode			
S	imm[11:5]				rs2				rs1				imm[4:0]		rd	Opcode			
SB	imm[12] [10:5]								rs2				rs1				funct3		imm[4:1] [1]
U	imm[31:12]																rd		opcode
UJ	imm[20] [10:1] [1] [19:12]																		rd

OpCode  
1100011  
Format: SB



Instruction binary in hexadecimal:  
0xFE0008E3

OpCode  
1100011  
Format: SB  
OpCode



CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R	funct7				rs2		rs1		funct3		rd		Opcode	
I	imm[11:0]						rs1		funct3		rd		Opcode	
S	imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode	
SB	imm[12 10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode	
U	imm[31:12]										rd		opcode	
UJ	imm[20 10:1 11 19:12]										rd		opcode	

Funct3: 000

OpCode


1100011

Format: SB

beq	SB	1100011	000	63/0
bne	SB	1100011	001	63/1
blt	SB	1100011	100	63/4
bge	SB	1100011	101	63/5
bltu	SB	1100011	110	63/6
bgeu	SB	1100011	111	63/7
jalr	I	1100111	000	67/0
jal	UJ	1101111		6F
ecall	I	1110011	000	000000000000 73/0/000
ebreak	I	1110011	000	000000000001 73/0/001
CSRRW	I	1110011	001	73/1
CSRRS	I	1110011	010	73/2
CSRRC	I	1110011	011	73/3
CSRRWI	I	1110011	101	73/5
CSRRSI	I	1110011	110	73/6
CSRRCI	I	1110011	111	73/7

Instruction binary in hexadecimal:  
0xFE0008E3

OpCode  
1100011  
Format: SB  
OpCode



Immediate: 1111 1111 1111 1111 1111 1111 1111 0000

CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0	
R	funct7				rs2	rs1			funct3		rd	Opcode			
I	imm[11:0]					rs1			funct3		rd	Opcode			
S	imm[11:5]				rs2	rs1			funct3		imm[4:0]	opcode			
SB	imm[12 10:5]				rs2	rs1			funct3		imm[4:1 11]	opcode			
U	imm[31:12]										rd		opcode		
UJ	imm[20 10:1 11 19:12]										rd		opcode		



# Example

A 32-bit RISC-V processor fetched an instruction whose hexadecimal representation is:

**0xFE0008E3**

From the address **0x00400010**

What is the address of the next instruction that will be executed?

PC = 0x00400010

PC = 0000 0000 0100 0000 0000 0000 0001 0000  
+ 1111 1111 1111 1111 1111 1111 1111 0000

---

New PC = 0000 0000 0100 0000 0000 0000 0000 0000

New PC = 0x00400000

$$\begin{array}{r} \text{PC} = 0x00400010 \\ + 0xFFFFFFFF0 \end{array}$$

---

New PC = 0x00400000

# Example

A 32-bit RISC-V processor fetched an instruction whose hexadecimal representation is:

**0xFE0008E3**

From the address **0x00400010**

What is the address of the next instruction that will be executed?

**0x00400000**

RISC-V does not have a separate jump instruction

# Jump

Unconditional jump to an address

Longer range than a branch instruction

## Jump-and-Link (jal)

It uses a jal for a common jump

Unconditional jump to first instruction of another function

Must record, in a register, the return address

But it ``records'' the ``return address'' in x0

```
void foo()
```

```
{
```

```
...
```

```
  r = bar(a, b);
```

```
  t = r + 2;
```

```
}
```

When making this call



```
int bar(int x, int y)
```

```
{
```

```
...
```

```
  return p;
```

```
}
```

Must remember this address



```
...
```

```
jal    ra, bar
```

```
addi    s1, a0, 2
```

```
...
```

# The jump-and-link instruction

# The Constant Zero

RISC-V register zero (x0) is the constant 0

It is hard-wired and cannot be overwritten

Useful for common operations

E.g. moving between registers

```
add    t2, s1, zero
```

E.g. setting a variable to 0

```
add    s4, zero, zero
```

E.g. two ways to perform an unconditional jump

```
beq    zero, zero, LABEL
```


```
jal    zero, LABEL
```

# Jump Instructions: UJ-Type

Memory Address

0x1000 0000	bne	s3, s4, Subtr	# if i ≠ j goto Subtr
0x1000 0004	add	s0, s1, s2	# f ← g + h
0x1000 0008	jal	zero, Exit	# goto Exit
0x1000 000C Subtr:	sub	s0, s1, s2	# f ← g - h
0x1000 0010 Exit:	...		

jal zero, Exit  $\leftrightarrow$  R[rd] = PC + 4 ; PC = PC + {imm, 1b'0}



Hexadecimal Representation: 0x0080006F




# Jump Instructions: UJ-Type


Memory Address

0x1000 0000	bne	s3, s4, Subtr	# if i ≠ j goto Subtr
0x1000 0004	add	s0, s1, s2	# f ← g + h
0x1000 0008	jal	zero, Exit	# goto Exit
0x1000 000C Subtr:	sub	s0, s1, s2	# f ← g - h
0x1000 0010 Exit:	...		

$\text{jal zero, Exit} \leftrightarrow R[\text{rd}] = \text{PC} + 4 ; \text{PC} = \text{PC} + \{\text{imm}, 1\text{b}'0\}$



Saving return address:




Register zero cannot be overwritten so PC + 4 is discarded

# Jump Instructions: UJ-Type

Memory Address

0x1000 0000	bne	s3, s4, Subtr	# if i ≠ j goto Subtr
0x1000 0004	add	s0, s1, s2	# f ← g + h
<b>0x1000 0008</b>	<b>jal</b>	<b>zero, Exit</b>	<b># goto Exit</b>
0x1000 000C Subtr:	sub	s0, s1, s2	# f ← g - h
0x1000 0010 Exit:	...		

`jal zero, Exit` ⇔  $R[rd] = PC + 4$  ;  $PC = PC + \{imm, 1b'0\}$



0 0000 0000 0000 0000 1000 ← implicit bit 0

Calculating immediate for jump:

8 bytes to jump → immediate is 8


**What is 8 expressed in 21 bit signed binary?**

0000	0000	0000	0000	0000	0000	x0000	0008
						+	0x1000 0008
							<u>0x1000 0010</u>

← sign-extended (written as hex)

← PC

← New PC




```

0x1000 0000          bne    s3, s4, Subtr
0x1000 0004          add    s0, s1, s2
0x1000 0008          jal    zero, Exit
0x1000 000C Subtr:    sub    s0, s1, s2
0x1000 0010 Exit:    ...

```

Labels appear in the assembly program,  
but not in the binary representation



21-bit immediate

Immediate is sign extended

Can jump back

# Jump recap

# Hardware-oriented binary format

