

CE-325: Digital System Design

Quiz 02 - FPGA

Huzaifah Tariq Ahmed - ha07151

6th May 2024

1 System Architecture

1.1 Configurable Logic Block (CLB)

CLB's role in the architecture is to receive two 2-bit inputs and a 1-bit carry in and compute addition of these, and provide 2-bit sum output and a 1-bit carry out. It has clock and reset signals also going into it. It needs clock as it does the addition on the positive edge of the clock. The addition happens in two stages, as it goes through two 1-bit adders. We then have two D-FFs one for storing the carry out and the other for storing the 2-bit sum output.




Figure 1: CLB Proposed Architecture

1.2 Routing Controller

Routing controller's role is to simply split the 8-bit input bit-file into four 2-bit numbers, generating four control signals which will control the routing for the four CLBs. We have one control signal for each CLB.



Figure 2: Controller Proposed Architecture

1.3 Input and Carry Routing

In our architecture the routing module's role is to do input routing, carry in routing and CLB sum routing. In the architecture below we can see the carry and input routing done inside the routing module. The diagram shows this routing for only one CLB, however this logic will be replicated for the remaining three CLBs as well. Here we can see that the routing block splits the 8 bit inputs into four 2-bit numbers and then provides them as input to the MUX in every CLB. Here in this MUX the right input for the CLB is decided based on the control signal generated by the controller, based on the bitfile configuration. This is done for both the inputs of a CLB. We also have a third MUX here for deciding the carry in signal for this CLB. This decision is made between the carry out values of the other three CLBs and an external carry in signal given at the start. Again the same control signal will be acting as the select for this MUX. The selected inputs and carry in then go into the CLB, which generates sum and carry outputs.




Figure 3: CLB Routing Proposed Architecture

1.4 CLB Sum Output Routing

As discussed above the routing block also routes the output sums of CLBs. It is basically a feed through port, but in my architecture I have given this configurable option to decide the output port through which this sum moves out of the routing block. Again it utilizes a MUX and the same control signal to decide this.




Figure 4: CLB Sum Routing Proposed Architecture

2 FPGA Design In Verilog

2.1 Configurable Logic Block (CLB)

2.1.1 Code

```

1  `timescale 1ns/1ps
2
3  module CLB(num_1,
4             num_2,
5             carry_in,
6             clk,
7             reset,
8             sum,
9             carry_out);
10
11     input [1:0] num_1, // Input for first 2-bit number
12            num_2; // Input for second 2-bit number
13
14     input carry_in, // Input carry bit
15            clk,      // Clock input
16            reset;    // Reset input
17
18     output reg [1:0] sum; // Output for sum of numbers
19
20     output reg carry_out; // Output for carry-out bit
21
22     // Define the always block for sequential logic
23     always @(posedge clk or posedge reset)
24         if (reset)

```

```

25     begin
26         // Reset condition: set sum and carry-out to default values
27         sum <= 2'b00000;    // Initialize sum to zero
28         carry_out <= 1'b0;  // Initialize carry-out to zero
29     end
30 else
31     // Adder logic: sum and carry-out updated based on inputs and
32     //previous carry
33     {carry_out, sum} <= num_1 + num_2 + carry_in; // Calculate sum and
34     //carry-out
35
36 endmodule

```

2.1.2 Schematic




Figure 5: Configurable Logic Block (CLB) Schematic

We can see from this schematic that it basically realizes the proposed architecture of a CLB. It also has two 1-bit adders and two D-FFs for storing the sum and carry outputs. Like our proposed architecture this also gives the D-FFs clock and reset signals.

2.2 Routing Block

2.2.1 Code

```

1  `timescale 1ns / 1ps
2
3  module routing(bitfile,
4                cout_00,
5                cout_01,
6                cout_10,

```

```
7          cout_11 ,
8          cout_ext ,
9          data_1 ,
10         data_2 ,
11         sin_00 ,
12         sin_01 ,
13         sin_10 ,
14         sin_11 ,
15         cin_00 ,
16         cin_01 ,
17         cin_10 ,
18         cin_11 ,
19         num_1_00 ,
20         num_2_00 ,
21         num_1_01 ,
22         num_2_01 ,
23         num_1_10 ,
24         num_2_10 ,
25         num_1_11 ,
26         num_2_11 ,
27         sout_00 ,
28         sout_01 ,
29         sout_10 ,
30         sout_11 ,
31         final_cout);
32
33     input [7:0] bitfile; //8 bit bitfile for generating control signals
34
35     input cout_00 ,
36           cout_01 ,
37           cout_10 ,
38           cout_11 ,
39           cout_ext; //carry out from all clbs
40
41     input [7:0] data_1 ,
42           data_2; //initial data input
43
44     input [1:0] sin_00 ,
45           sin_01 ,
46           sin_10 ,
47           sin_11; // sum outputs of clbs
48
49     output reg cin_00 ,
50              cin_01 ,
51              cin_10 ,
52              cin_11; //carry in for each clb
53
54     output reg [1:0] num_1_00 ,
55                  num_2_00 ,
56                  num_1_01 ,
```

```
57         num_2_01 ,
58         num_1_10 ,
59         num_2_10 ,
60         num_1_11 ,
61         num_2_11; //data inputs for all clbs
62
63     output reg [1:0] sout_00 ,
64         sout_01 ,
65         sout_10 ,
66         sout_11; //sum of all clbs routed out
67
68     output reg final_cout; //final carry out
69
70     // Splitting the 10-bit input into five 2-bit control signals
71     wire [1:0] ctrl_0 = bitfile[1:0]; //clb00
72     wire [1:0] ctrl_1 = bitfile[3:2]; //clb01
73     wire [1:0] ctrl_2 = bitfile[5:4]; //clb10
74     wire [1:0] ctrl_3 = bitfile[7:6]; //clb11
75
76     // Control logic for each CLB based on the bitfile sections
77     always@(*)
78     begin
79         case(ctrl_0)
80             2'b00 : begin
81                 cin_00 <= cout_ext;
82                 num_1_00 <= data_1[1:0];
83                 num_2_00 <= data_2[1:0];
84                 sout_00 <= sin_00;
85             end
86             2'b01 : begin
87                 cin_00 <= cout_01;
88                 num_1_00 <= data_1[3:2];
89                 num_2_00 <= data_2[3:2];
90                 sout_00 <= sin_01;
91             end
92             2'b10 : begin
93                 cin_00 <= cout_10;
94                 num_1_00 <= data_1[5:4];
95                 num_2_00 <= data_2[5:4];
96                 sout_00 <= sin_10;
97             end
98             2'b11 : begin
99                 cin_00 <= cout_11;
100                 num_1_00 <= data_1[7:6];
101                 num_2_00 <= data_2[7:6];
102                 sout_00 <= sin_11;
103                 final_cout <= cout_00;
104             end
105         endcase
106
```

```
107     case(ctrl_1)
108         2'b00 : begin
109             cin_01 <= cout_00;
110             num_1_01 <= data_1[3:2];
111             num_2_01 <= data_2[3:2];
112             sout_01 <= sin_01;
113         end
114         2'b01 : begin
115             cin_01 <= cout_ext;
116             num_1_01 <= data_1[1:0];
117             num_2_01 <= data_2[1:0];
118             sout_01 <= sin_00;
119         end
120         2'b10 : begin
121             cin_01 <= cout_10;
122             num_1_01 <= data_1[5:4];
123             num_2_01 <= data_2[5:4];
124             sout_01 <= sin_10;
125         end
126         2'b11 : begin
127             cin_01 <= cout_11;
128             num_1_01 <= data_1[7:6];
129             num_2_01 <= data_2[7:6];
130             sout_01 <= sin_11;
131             final_cout <= cout_01;
132         end
133     endcase
134
135     case(ctrl_2)
136         2'b00 : begin
137             cin_10 <= cout_00;
138             num_1_10 <= data_1[3:2];
139             num_2_10 <= data_2[3:2];
140             sout_10 <= sin_01;
141         end
142         2'b01 : begin
143             cin_10 <= cout_01;
144             num_1_10 <= data_1[5:4];
145             num_2_10 <= data_2[5:4];
146             sout_10 <= sin_10;
147         end
148         2'b10 : begin
149             cin_10 <= cout_ext;
150             num_1_10 <= data_1[1:0];
151             num_2_10 <= data_2[1:0];
152             sout_10 <= sin_00;
153         end
154         2'b11 : begin
155             cin_10 <= cout_11;
156             num_1_10 <= data_1[7:6];
```



```

157         num_2_10 <= data_2[7:6];
158         sout_10 <= sin_11;
159         final_cout <= cout_10;
160         end
161     endcase
162
163     case(ctrl_3)
164         2'b00 : begin
165             cin_11 <= cout_00;
166             num_1_11 <= data_1[3:2];
167             num_2_11 <= data_2[3:2];
168             sout_11 <= sin_01;
169             end
170         2'b01 : begin
171             cin_11 <= cout_01;
172             num_1_11 <= data_1[5:4];
173             num_2_11 <= data_2[5:4];
174             sout_11 <= sin_10;
175             end
176         2'b10 : begin
177             cin_11 <= cout_10;
178             num_1_11 <= data_1[7:6];
179             num_2_11 <= data_2[7:6];
180             sout_11 <= sin_11;
181             final_cout <= cout_11;
182             end
183         2'b11 : begin
184             cin_11 <= cout_ext;
185             num_1_11 <= data_1[1:0];
186             num_2_11 <= data_2[1:0];
187             sout_11 <= sin_00;
188             end
189     endcase
190
191 end
192
193 endmodule

```

2.2.2 Schematic

In the carry routing schematic below we can see that like our architecture this also utilizes MUX for selection of every carry in signal. Although not a separate module for a controller we can see our bitfile being split into 2-bit numbers which are going into all the MUX as control signals. Apart from the four MUX for deciding carry in for each clb, you can see seven additional MUX. They were not in the proposed architecture however I later added them in order for my FPGA to be able to select that out of the four CLBs, which should be selected to give their carry out signal as the over all final carry out. Before I was assuming to always take that carry out from CLB-11, however I think FPGA should be a configurable architecture with nothing assumed before hand.




Figure 6: Carry Routing Block Schematic

Looking at the Input Routing Block we can again see the same MUX based architecture proposed earlier. Here again we have 2 MUX per CLB for selection of both inputs of the CLB based on the control signal. All the outputs of these MUXes go into the CLBS as input.




Figure 7: Input Routing Block Schematic

Looking at the Sum routing block we can see that again four MUX are utilized to select which out of the sums of four CLBs should go through a particular port. Again using the same control signal.



Figure 8: Sum Routing Block Schematic

One thing to note here is that I have configured this in a way that a single control signal control the inputs, carry in as well as output sum routing for that CLB. This is done so that we could make our FPGA configurable. However it was not possible to cater all combinations of sequences of CLBs during addition. Like by default the sequence of addition is from CLB 00 to 01 to 10 and finally 11. We can alter this sequence using the control sequence, however not all sequences are possible using the case logic used in the routing module for this.

2.3 Top Module

2.3.1 Code

```
1 // Set the time scale for simulation
2 `timescale 1ns/1ps
3
4 // Define the FPGA module with inputs and outputs
5 module fpga(data_1,
6             data_2,
7             bitfile,
8             carry_in,
9             clk,
10            reset,
11            sum,
12            carry_out
13           );
14
15     input [7:0] data_1, //8 bit number for addition
16              data_2; //8 bit number for addition
17
18     input [7:0] bitfile; //8 bit bitfile for generating control signals in routing
19
20     input carry_in, //initial external carry_in
21           clk,      //clock signal
22           reset;    //reset signal
23
24     output [7:0] sum; //final 8 bit sum output
25     output carry_out; //final 1 bit carry out
26
27     // Declare internal wires for carry and sum signals
28     wire cout_00,
29           cout_01,
30           cout_10,
31           cout_11,
32           cout_ext; //carry out wires for all clbs
33
34     wire cin_00,
35           cin_01,
36           cin_10,
37           cin_11; //carry in wires for all clbs
38
```

```
39     wire [1:0] sum_clb_00 ,
40           sum_clb_01 ,
41           sum_clb_10 ,
42           sum_clb_11; //sum output wires for each clb
43
44     wire [1:0] sum_00 ,
45           sum_01 ,
46           sum_10 ,
47           sum_11; //sum output wires of each clb routed
48           //through routing module
49
50     wire final_cout; //final carry out wire
51
52     wire [7:0] data_1 ,
53           data_2; //initial data input wires
54
55     wire [1:0] num_1_00 ,
56           num_2_00 ,
57           num_1_01 ,
58           num_2_01 ,
59           num_1_10 ,
60           num_2_10 ,
61           num_1_11 ,
62           num_2_11; //clb input wires
63
64     // Instantiate the routing module
65     routing routing_inst(
66         .bitfile(bitfile),
67         .cout_00(cout_00),
68         .cout_01(cout_01),
69         .cout_10(cout_10),
70         .cout_11(cout_11),
71         .cout_ext(carry_in),
72         .data_1(data_1),
73         .data_2(data_2),
74         .sin_00(sum_clb_00),
75         .sin_01(sum_clb_01),
76         .sin_10(sum_clb_10),
77         .sin_11(sum_clb_11),
78         .cin_00(cin_00),
79         .cin_01(cin_01),
80         .cin_10(cin_10),
81         .cin_11(cin_11),
82         .num_1_00(num_1_00),
83         .num_2_00(num_2_00),
84         .num_1_01(num_1_01),
85         .num_2_01(num_2_01),
86         .num_1_10(num_1_10),
87         .num_2_10(num_2_10),
88         .num_1_11(num_1_11),
```

```
89         .num_2_11(num_2_11),
90         .sout_00(sum_00),
91         .sout_01(sum_01),
92         .sout_10(sum_10),
93         .sout_11(sum_11),
94         .final_cout(final_cout)
95     );
96
97     // Instantiate four CLB modules
98     CLB clb_inst_00(
99         .num_1(num_1_00),
100        .num_2(num_2_00),
101        .carry_in(cin_00),
102        .clk(clk),
103        .reset(reset),
104        .sum(sum_clb_00),
105        .carry_out(cout_00)
106    );
107
108     CLB clb_inst_01(
109         .num_1(num_1_01),
110        .num_2(num_2_01),
111        .carry_in(cin_01),
112        .clk(clk),
113        .reset(reset),
114        .sum(sum_clb_01),
115        .carry_out(cout_01)
116    );
117
118     CLB clb_inst_10(
119         .num_1(num_1_10),
120        .num_2(num_2_10),
121        .carry_in(cin_10),
122        .clk(clk),
123        .reset(reset),
124        .sum(sum_clb_10),
125        .carry_out(cout_10)
126    );
127
128     CLB clb_inst_11(
129         .num_1(num_1_11),
130        .num_2(num_2_11),
131        .carry_in(cin_11),
132        .clk(clk),
133        .reset(reset),
134        .sum(sum_clb_11),
135        .carry_out(cout_11)
136    );
137
138     // Concatenate the sum outputs for final sum
```

```

139     assign sum = {sum_11, sum_10, sum_01, sum_00};
140
141     // Assign the final carry-out
142     assign carry_out = final_cout;
143
144 endmodule

```

2.3.2 Schematic




Figure 9: FPGA Top Module Schematic

In this top module schematic we can see the whole architecture being realized. We have four CLBs with routes coming and going into the routing module. All inputs and outputs are also routed through the routing module.

2.4 Test Bench

2.4.1 Code

```
1  `timescale 1ns/1ps
2
3  `include "fpga.v"
4  `include "clb.v"
5  `include "routing.v"
6
7  module testbench;
8
9      // Inputs
10     reg [7:0] data_1, data_2;
11     reg [9:0] bitfile;
12     reg carry_in, clk, reset;
13
14     // Outputs
15     wire [7:0] sum;
16     wire carry_out;
17
18     // Instantiate the FPGA module
19     fpga dut(
20         .data_1(data_1),
21         .data_2(data_2),
22         .bitfile(bitfile),
23         .carry_in(carry_in),
24         .clk(clk),
25         .reset(reset),
26         .sum(sum),
27         .carry_out(carry_out)
28     );
29
30     // Clock generation
31     always #5 clk = ~clk;
32
33     // Initial reset
34     initial begin
35         $dumpfile("dump.vcd");
36         $dumpvars;
37         clk = 0;
38         reset = 1;
39         #10 reset = 0; // Reset after 10 time units
40         // Test scenario 1
41         data_1 = 8'b11101010; // Example data values
42         data_2 = 8'b11010101;
43         bitfile = 10'b1110010000;
44         carry_in = 1'b0;
45         #50; // Wait for 100 time units
46         // Test scenario 2
47         data_1 = 8'b01101011; // Example data values
48         data_2 = 8'b01010101;
49         bitfile = 10'b1110010000;
50         carry_in = 1'b0;
```



```

51     #50
52     // Test scenario 3
53     data_1 = 8'b10110110; // Example data values
54     data_2 = 8'b01101001;
55     bitfile = 10'b1110010000;
56     carry_in = 1'b0;
57     #50
58     $stop; // Stop simulation
59 end
60
61 // Monitor for displaying outputs
62 initial
63     begin
64         $monitor("Time=%0t, Sum=%b, Carry Out=%b", $time, sum, carry_out);
65     end
66
67 endmodule

```

2.5 Simulation Results




Figure 10: Simulation Result

In simulation I tested it for three different addition operations, and got back the correct results for each. However, it took four clock cycles for computing some combinations while for some it took a single clock cycle.