# CE-325: Digital System Design

Final Exam - Take Home Q5

Huzaifah Tariq Ahmed - ha<br/>07151 6th May 2024

## 1 Finite State Machine (FSM) Diagrams

### 1.1 TCP Client




Figure 1: TCP Client FSM Diagram

### 1.2 TCP Server




Figure 2: TCP Server FSM Diagram

## 2 FSM Design In Verilog

## 2.1 TCP Top Module

#### 2.1.1 Code

```
1 'timescale 1ns / 1ps
2
3 module tcp(
4    reset,
5    clk,
6    connect
7   );
8
9    input reset, clk, connect;
10
11    wire SYN, ACK, SYN_ACK;
12
```

```
client c1(reset,
13
                      clk,
14
                      connect,
15
                      SYN_ACK,
16
                      SYN,
                      ACK
                      );
19
20
        server s1(reset,
21
                      clk,
22
                      SYN,
23
                      ACK,
^{24}
                      SYN_ACK
25
                      );
26
27
   endmodule
28
```

#### 2.2 TCP Client

#### 2.2.1 Code

```
'timescale 1ns / 1ps
   module client(
       reset,
       clk,
       connect,
       SYN_ACK,
       SYN,
8
       ACK
9
       );
10
11
       input reset,
12
              connect,
13
              clk,
14
              SYN_ACK;
15
16
       output reg SYN, ACK;
17
18
       parameter hold = 3'b1xx;
19
       parameter syn_sent = 3'b010;
       parameter established = 3'b011;
^{21}
       reg [2:0] state,
23
                   next_state;
24
25
       always @ (posedge clk)
26
       begin
27
            if (reset)
```

```
begin state <= hold;</pre>
29
                                 SYN <= 0;
30
                       ACK <= 0;
31
                end
32
             else state <= next_state;</pre>
33
        end
36
        always @ (state or connect or SYN_ACK or posedge clk)
37
        begin
38
             casex(state)
39
                  hold: begin
40
                            if (reset) next_state <= hold;</pre>
41
                            else if (connect & SYN_ACK) next_state <= established;</pre>
                            else if (connect) next_state <= syn_sent;</pre>
43
                            else next_state <= hold;</pre>
44
                          end
45
46
                  syn_sent:
                                begin
47
                                    if (reset) next_state <= hold;</pre>
48
                                    else if (connect)
                                      begin next_state <= hold;</pre>
50
                                              SYN <= 1;
51
                                      end
52
                                    else next_state <= hold;</pre>
53
                                end
54
55
                  established: begin
                            if (reset) next_state <= hold;</pre>
57
                            else if (connect & SYN_ACK)
58
                               begin ACK <= 1;</pre>
59
                                  next_state <= established;</pre>
60
                               end
61
                            else next_state <= hold;</pre>
62
                          end
63
64
                  default: next_state <= hold;</pre>
65
             endcase
66
        \verb"end"
67
   endmodule
68
   2.3
         TCP Server
```

#### 2.3.1 $\mathbf{Code}$

```
'timescale 1ns / 1ps
module server(
    reset,
```

```
clk,
5
        SYN,
6
        ACK,
        SYN_ACK
        );
9
10
        input reset,
               clk,
12
               SYN,
13
               ACK;
14
15
        output reg SYN_ACK;
16
17
        parameter hold = 3'b1xx;
18
        parameter syn_recieved = 3'b010;
19
        parameter established = 3'b011;
20
21
        reg [2:0] state,
22
                    next_state;
23
24
        always @ (posedge clk)
25
        begin
26
             if (reset) state <= hold;</pre>
             else state <= next_state;</pre>
28
        end
29
30
        always @ (state or SYN or ACK or posedge clk)
31
        begin
32
             casex (state)
33
34
                 hold:
                           begin
35
                              if (reset) next_state <= hold;</pre>
36
                              else if (SYN & ~ACK) next_state <= syn_recieved;</pre>
37
                              else if (SYN & ACK) next_state <= established;</pre>
38
                              else next_state <= hold;</pre>
39
                           end
40
                 syn_recieved:
                                      begin
42
                                        if (reset) next_state <= hold;</pre>
43
                                        else if (SYN & ~ACK)
44
                                          begin next_state <= hold;</pre>
45
                                                 SYN_ACK = 1;
46
                                          end
47
                                        else next_state <= hold;</pre>
48
49
                                      end
50
                  established:
                                     begin
51
                                       if (reset) next_state <= hold;</pre>
52
                                        else if (SYN & ACK) next_state <= established;</pre>
53
                                        else next_state <= established;</pre>
54
```

#### 2.4 Testbench

#### 2.4.1 Code

```
'timescale 1ns / 1ps
   'include "tcp.v"
   'include "client.v"
   'include "server.v"
   module tcp_tb ();
     reg reset,
          clk,
9
          connect;
10
11
     tcp dut(reset,
12
               clk,
13
               connect);
14
     initial begin
16
        $dumpfile("dump.vcd");
17
        $dumpvars;
18
       clk = 0;
19
       reset = 1;
20
        connect = 1;
21
22
       #10
        reset = 0;
24
25
        #100
26
       reset = 1;
27
28
        #10 $stop;
29
     end
30
     always #5 clk = ~clk;
32
33
34
   endmodule
35
```

#### 2.5 Simulation Results




Figure 3: Simulation Result

In these simulation Results the first state is of client and the one below it is of server. Same is the case for next state. X signifies hold state, in both the server and client. 2 signifies syn sent state in client and syn received in server. 3 signifies the established state in both the server and the client. This simulation illustrates the generation of the SYN signal when the client enters the syn sent state. Upon receiving this signal, the server transitions to the syn received state and responds with the SYN ACK signal. Upon receiving the acknowledgment, the client enters the established state and sends an ACK signal. Upon receiving this signal, the server also moves to the established state.