

# CE-325: Digital System Design

## Homework 03 - Yosys Optimization

Huzaifah Tariq Ahmed - ha07151

10th May 2024

### 1 Key things to note

This Yosys optimization was done in UBUNTU Virtual Machine running on a Mac. No hierarchy commands were used as no other module files were in the directory in which I ran Yosys optimizations. I generated svg files of both the fsm and non fsm fifo after each and every command to be able to see the optimizations carried out by each command. I have attached all the svgs generated as well as the script files of the terminal.

### 2 Optimization Commands Used

#### 2.1 Script

Used to record terminal sessions into a file, capturing inputs, outputs, errors, and timestamps. It's used for logging sessions, troubleshooting, documentation, and replaying actions.

#### 2.2 Proc

The proc command in Yosys is used for optimizing Verilog designs by performing various transformations and simplifications. In the context of optimizing your FIFO design:

Purpose: proc optimizes the design by simplifying logic, reducing redundant elements, and improving performance. Usage: In your Yosys workflow, you would use proc after synthesizing your FIFO design to improve its efficiency and reduce resource usage. Effects: Logic Simplification: Reduces unnecessary logic gates and simplifies complex expressions. Resource Reduction: Optimizes resource utilization, leading to a more efficient design. Performance Improvement: Can enhance the speed and timing characteristics of the design.

#### 2.3 Opt Muxtree

The opt muxtree command in Yosys optimizes multiplexer trees by simplifying and reducing their complexity. In the context of optimizing your FIFO design:

Purpose: Reducing Area: It helps minimize the area footprint of the design by simplifying multiplexer structures. Improving Timing: Simplified multiplexers can lead to better timing performance in your FIFO. Usage: After synthesizing your FIFO design in Yosys, you can use opt muxtree to optimize the multiplexer trees within the design. Benefits: Efficient Resource Usage: It optimizes the use of

multiplexers, potentially reducing the number of logic elements required. Faster Operation: Simplified multiplexers can result in faster data access and processing in your FIFO.

## 2.4 Opt Expr

The `opt expr` command in Yosys optimizes expressions in Verilog code, including optimizations related to FIFOs. It can improve the efficiency and performance of your FIFO design by optimizing expressions within the FIFO module, potentially reducing area and increasing speed.

## 2.5 Opt Merge

The `opt merge` command in Yosys workflow merges consecutive optimization passes into a single pass, helping to optimize designs more efficiently. This command is relevant when optimizing a FIFO design to improve its performance and resource utilization.

## 2.6 Opt RMDFF

The `opt rmdff` command in the Yosys workflow is used to optimize flip-flops in Verilog code, especially in designs like FIFOs. It removes flip-flops that are not necessary for functionality, helping to streamline and improve the efficiency of your FIFO design.

## 2.7 Opt Clean

The `opt clean` command in the Yosys workflow is used to perform a clean optimization on designs, including FIFOs. It aims to optimize the design by removing redundant logic, simplifying expressions, and optimizing resource usage. This command is particularly helpful in improving the efficiency and performance of FIFO implementations in your Verilog code.

## 2.8 Memory

The `memory` command in Yosys is used to define and optimize memories in Verilog designs. It's particularly useful when optimizing FIFO (First-In-First-Out) designs. You can use the `memory` command to specify the properties of your FIFO, such as depth, width, read and write ports, and optimization constraints. This helps Yosys to optimize memory-related structures efficiently, improving the performance and area utilization of your FIFO design.

## 2.9 Flatten

The `flatten` command in Yosys is used to simplify the hierarchy of a design by merging modules into a single flat design. This is helpful for optimizing designs, including FIFOs, as it reduces hierarchy overhead and can improve synthesis results.

## 2.10 Opt

The `opt` command in the Yosys workflow optimizes Verilog code by applying various transformations and simplifications to improve performance or reduce resource usage. When optimizing your FIFO design with Yosys, `opt` can be used to streamline the implementation, reduce area usage, or enhance timing characteristics.

### 3 Step by Step Yosys Workflow

#### Linux Terminal Commands

```

1  $ script fifo_non_fsm.sh
2  $ yosys
3  $ read_verilog fifo_non_fsm.v
4  $ proc
5  $ opt_muxtree
6  $ opt_expr
7  $ opt_merge
8  $ opt_rmdff
9  $ opt_clean
10 $ memory
11 $ flatten
12 $ opt

```

#### SVG Generation Command

```

1  $ show -format svg -prefix file_name fifo_non_fsm

```

## 4 FIFO NON FSM

### 4.1 Reduction in File Size

Filename	Description	Size
Original Non FSM	Graphviz representation without any optimization	122kB
Proc Non FSM	Graphviz representation after Proc Command	2.1MB
Opt Muxtree Non FSM	Graphviz representation after Opt Muxtree Command	2MB
Opt Expr Non FSM	Graphviz representation after Opt Expr Command	2MB
Opt Merge Non FSM	Graphviz representation after Opt Merge Command	1.7MB
Opt RMDFF Non FSM	Graphviz representation after Opt RMDFF Command	1.7MB
Opt Clean Non FSM	Graphviz representation after Opt Clean Command	830KB
Memory Non FSM	Graphviz representation after Memory Command	830KB
Flatten Non FSM	Graphviz representation after Flatten Command	830KB
Opt Non FSM	Graphviz representation after Opt Command	830KB

Table 1: FIFO NON FSM Optimization

### 4.2 Modified Code

```

1  `timescale 1ns/1ps
2
3  // Define the module named fifo_non_fsm with specified input and output ports
4  module fifo_non_fsm(
5      Data_out,
6      stack_full,

```

```
7     stack_empty ,
8     Data_in ,
9     write_to_stack ,
10    read_from_stack ,
11    clk ,
12    rst
13 );
14
15    // Parameters defining the width and height of the stack, and pointer width
16    parameter stack_width = 8;
17    parameter stack_height = 32;
18    parameter stack_ptr_width = 5;
19
20    // Output ports
21    output [stack_width-1:0] Data_out;
22    output stack_full , stack_empty;
23
24    // Input ports
25    input [stack_width-1:0] Data_in;
26    input write_to_stack , read_from_stack , clk , rst;
27
28    // Registers for read and write pointers, and pointer gap
29    reg [stack_ptr_width-1:0] read_ptr , write_ptr;
30    reg [stack_ptr_width:0] ptr_gap;
31
32    // Register to hold data read from the stack
33    reg [stack_width-1:0] Data_out;
34
35    // Memory array representing the stack
36    reg [stack_width-1:0] stack [stack_height-1:0];
37
38    // Check if stack is full and empty
39    assign stack_full = (ptr_gap == stack_height);
40    assign stack_empty = (ptr_gap == 0);
41
42    // Always block triggered on positive edge of clock or reset signal
43    always@(posedge clk or posedge rst)
44    if(rst)
45    begin
46        // Reset: Initialize data out, read pointer, write pointer,
47        // and pointer gap
48        Data_out <= 0;
49        read_ptr <= 0;
50        write_ptr <= 0;
51        ptr_gap <= 0;
52    end
53    else if (write_to_stack && (!stack_full) && (!read_from_stack))
54    begin
55        // Write data into the stack if it's not full and not being read
56        stack[write_ptr] <= Data_in;
```

```
57     write_ptr <= write_ptr + 1;
58     ptr_gap <= ptr_gap + 1;
59 end
60 else if ((!write_to_stack) && (!stack_empty) && read_from_stack)
61 begin
62     // Read data from the stack if it's not empty and being read
63     Data_out <= stack[read_ptr];
64     read_ptr <= read_ptr + 1;
65     ptr_gap <= ptr_gap - 1;
66 end
67 else if (write_to_stack && read_from_stack && stack_empty)
68 begin
69     // Write data into the stack if it's empty and
70     // being read and written simultaneously
71     stack[write_ptr] <= Data_in;
72     write_ptr <= write_ptr + 1;
73     ptr_gap <= ptr_gap + 1;
74 end
75 else if (write_to_stack && read_from_stack && stack_full)
76 begin
77     // Read data from the stack if it's
78     // full and being read and written simultaneously
79     Data_out <= stack[read_ptr];
80     read_ptr <= read_ptr + 1;
81     ptr_gap <= ptr_gap - 1;
82 end
83 else if (write_to_stack && read_from_stack && (!stack_full) && (!stack_empty))
84 begin
85     // Read data from the stack and write
86     // new data simultaneously if it's not full or empty
87     Data_out <= stack[read_ptr];
88     stack[write_ptr] <= Data_in;
89     read_ptr <= read_ptr + 1;
90     write_ptr <= write_ptr + 1;
91 end
92 endmodule
```

## 5 FIFO FSM

### 5.1 Reduction in File Size

Filename	Description	Size
Original FSM	Graphviz representation without any optimization	149kB
Proc FSM	Graphviz representation after Proc Command	9MB
Opt Muxtree FSM	Graphviz representation after Opt Muxtree Command	8.8MB
Opt Expr FSM	Graphviz representation after Opt Expr Command	8.4MB
Opt Merge FSM	Graphviz representation after Opt Merge Command	7MB
Opt RMDFF FSM	Graphviz representation after Opt RMDFF Command	7MB
Opt Clean FSM	Graphviz representation after Opt Clean Command	1.8MB
Memory FSM	Graphviz representation after Memory Command	1.8MB
Flatten FSM	Graphviz representation after Flatten Command	1.8MB
Opt FSM	Graphviz representation after Opt Command	1.7MB

Table 2: FIFO FSM Optimization

### 5.2 Modified Code

```

1  // Set the timescale for simulation
2  `timescale 1ns/1ps
3
4  // Define the FIFO FSM module
5  module fifo_fsm(Data_out,
6                  stack_full,
7                  stack_empty,
8                  Data_in,
9                  write_to_stack,
10                 read_from_stack,
11                 clk,
12                 rst);
13
14     // Parameters defining the width, height, and pointer width of the stack
15     parameter stack_width = 8;
16     parameter stack_height = 32;
17     parameter stack_ptr_width = 5;
18
19     // Output registers for data out and stack status
20     output reg [stack_width-1:0] Data_out;
21     output stack_full, stack_empty;
22
23     // Input ports for data in, write and read signals, clock, and reset
24     input [stack_width-1:0] Data_in;
25     input write_to_stack, read_from_stack, clk, rst;
26
27     // Define states of the FSM
28     parameter S_reset = 0;

```

```
29     parameter S_idle = 1;
30     parameter S_read = 2;
31     parameter S_write = 3;
32
33     // Registers for FSM state and next state
34     reg [2:0] state,next_state;
35
36     // Registers for read and write pointers, and pointer gap
37     reg [stack_ptr_width-1:0] read_ptr, write_ptr;
38     reg [stack_ptr_width:0] ptr_gap;
39
40     // Memory array representing the stack
41     reg [stack_width-1:0] stack [stack_height-1:0];
42
43     // Calculate stack_full and stack_empty signals
44     assign stack_full = (ptr_gap == stack_height);
45     assign stack_empty = (ptr_gap == 0);
46
47     // Sequential logic for FSM state transition
48     always@(posedge clk)
49         if(rst == 1) state <= S_reset;
50         else state <= next_state;
51
52     // Combinational logic for FSM behavior based on current state and inputs
53     always@(state or write_to_stack or read_from_stack or Data_in)
54         begin
55             // State machine behavior using case x statement
56             casex(state)
57                 S_reset: begin
58                     Data_out = 0;
59                     read_ptr = 0;
60                     write_ptr = 0;
61                     ptr_gap = 0;
62                     if(rst)
63                         next_state = S_reset;
64                     else if((write_to_stack == 0) && (read_from_stack == 0))
65                         next_state = S_idle;
66                     else if((write_to_stack == 1) && (read_from_stack == 0))
67                         next_state = S_write;
68                     else if((write_to_stack == 0) && (read_from_stack == 1))
69                         next_state = S_read;
70                 end
71                 S_idle: begin
72                     Data_out = 0;
73                     if(rst)
74                         next_state = S_reset;
75                     else if((write_to_stack == 0) && (read_from_stack == 0))
76                         next_state = S_idle;
77                     else if((write_to_stack == 1) && (read_from_stack == 0))
78                         next_state = S_write;
```

```

79         else if((write_to_stack == 0) && (read_from_stack == 1))
80             next_state = S_read;
81         end
82     S_write:begin
83         if(write_to_stack && (!stack_full))
84             begin
85                 stack[write_ptr] = Data_in;
86                 write_ptr = write_ptr + 1;
87                 ptr_gap = ptr_gap + 1;
88             end
89
90             if(rst)
91                 next_state = S_reset;
92             else if((write_to_stack == 0) && (read_from_stack == 0))
93                 next_state = S_idle;
94             else if((write_to_stack == 1) && (read_from_stack == 0))
95                 next_state = S_write;
96             else if((write_to_stack == 0) && (read_from_stack == 1))
97                 next_state = S_read;
98             end
99     S_read:begin
100         if(read_from_stack && (!stack_empty))
101             begin
102                 Data_out = stack[read_ptr];
103                 read_ptr = read_ptr + 1;
104                 ptr_gap = ptr_gap - 1;
105             end
106
107             if(rst)
108                 next_state = S_reset;
109             else if((write_to_stack == 0) && (read_from_stack == 0))
110                 next_state = S_idle;
111             else if((write_to_stack == 1) && (read_from_stack == 0))
112                 next_state = S_write;
113             else if((write_to_stack == 0) && (read_from_stack == 1))
114                 next_state = S_read;
115             end
116         default: next_state = S_idle;
117     endcase
118 end
119 endmodule
120

```

## 6 SVG File and Script Files Folder

[Click here to view the folder.](#)