


# Habib University School of Science & Engineering

Course:	Digital System Design		
Semester	Fall 2024		
Assignment #	1		
Due Date:	Feb. 16, 2024		
Instructor:	Syed Arsalan Jawed		
Total Marks:	100		


# **Instructions for Students**

- 1. Print the following question paper and provide your answer within the empty spaces given after each question.
- 2. Keep your answers concise and to the point. Provide neat and tidy calculations and plots.
- 3. Make reasonable assumptions related to concepts and associated parameters motivated by your text and reference book.
- 4. Support your answer with equations and simulation where asked and needed.



# **Question #1: [CLO-1]**

Two digital inverters are connected in the back-to-back; input of invert1 is connected to output of inverter2 and output of inverter1 is connected to input of inverter2. You may assume that the input of the first inverter is 0 and the output of the second inverter is 0 as well. Briefly comment what functionality this configuration is achieving and suggest a change in the circuit to provide a trigger to make the circuit change its output state from 0 to 1(VDD) where a low value of trigger should toggle that circuit state and a high value should not affect the existing state. [10]



This configuration of two coscaded inverters, achieves positive feedback. It is useful where we want to retain the previous state, instead of flipping the state.

			K-Map
Input (x)	Trigger (T)	Output (y)	$x^{10}$
0	9	1	
0	1	0	
1	O	0	1 (4)
1	1	1	T.x + 7.X = E
X O O O O O O O O O O O O O O O O O O O			y= x+T + x.T

**YND**2


# **Question #2: [CLO-1]**

Two flip-flops are connected in series with the output of the first flip-flop directly connected to the input of the second. The clock to Q delay of flip-flops is 1nsec. The setup time is 1nsec. The hold time is 1nsec. Calculate the maximum frequency this digital circuit can operate at. [10]

With 2 flip flops connected in series to each other, we need to find the minimum clock time of our configuration, in order to find the maximum frequency. For the two flip flops in series, t will be equal to; => t = Setup time + C2Q Delay (1st FF) + C2Q Delay (2nd FF) = 1 ns + 1 ns + 1 ns = 3 ns=) Max Freq = 1+ = 333.3 = 10 = 333 MHZ

#### **Question #3: [CLO-2]**


Q3. Draw a 2:1 Multiplexer using AND and OR gates then convert it into a logic circuit that uses only NAND and NOR gates to reduce the overall propagation delay. Comment on why a NAND/NOR implementation will reduce the t<sub>P</sub>. [10]



Reducing propagation delay in digital circuits is achieved through a NAND/NOR implementation, utilizing fewer MOSFETs compared to AND gates. NAND gates (4 MOSFETs) and inverters (2 MOSFETs) are basic components, while AND gates, composed of 6 MOSFETs due to their inherent inverting behavior, introduce more internal resistances and capacitances, leading to increased RC-delays. Similarly, NOR gates benefit from lower MOSFET counts, aiding in minimizing propagation delays.

# **Question #4: [CLO-2]**

You have an NMOS and a resistor, there is no PMOS. Implement a digital inverter and calculate the expressions for  $t_{PLH}$  and  $t_{PHL}$ . If  $k_{PHL}$  and  $k_{PHL}$  and



\* If input is low, NMOS

Chancl will not be formed,

and current doesn't flow through it. The resistor will

pull up the output to

make it high

[20]

We can model our Nmos with a resistor Ros (Signifying NMOS Channel Resistance) and a Switch (Actual Function of NMOS)

FOR TPLH


VOD

RA

CL

RAS

With no nmos channel,
Current passes through R1,
Grd CL and then goes to
goound. So the time delay
in this case is simply  $tp_{LH} = R_1 C_L ln(2)$ 



When in put goes to high, rmos channel get's formed, and now the pull up circuit gets disconnected. We see Capacitor discharge, so

the time delay in this case will no longer involve R1, and it will simply be;

tPHL = Ron CL In (2)

Now we have information to calculate Ron.

$$Ron = \frac{1}{k_n \left(\frac{W}{L}\right) \left(V_{65} - V_{7H}\right)} = \frac{1}{\left(100 \times 10^{-6}\right) \left(1\right) \left(5 - 0.5\right)}$$

$$= 2.22 \times 10^3$$

CL can be taken to be a standard value of 14 pF.

Hence,  $t_{PHL} = (2.22 \times 10^3)(14 \times 10^{12}) ln(2)$ = 21.56 ns.

Now, we don't have sufficient information, to calculate RI, and use it to find tplH. Therefore we will take help of the relationship b/w tplH and tpHL. tplH = tpHL = 21.56 ns; RI = Ron

# **Question # 5 : [CLO-2, CLO-3, CLO-4]**


Write Verilog code of a module that implements a 16-bit shift register using cyclic constructs that proper infer flipflops and avoid latches, with and without for-loop constructs. The complete code should be of less than 15 lines. Attach simulation snaps of this code from Xilinx Vivado software.

[20]

# Without For Loop:


## Code:

```
1 `timescale 1ns / 1ps
 3 module sixteen_bit_shift_register (
      clock,
      enable,
                      // only shift if enable is 1
      reset,
                      // reset output to 0
                      // specifies direction of shift (left or right)
                      // output
      input data,
            clock,
            enable,
            reset,
            direction;
      output reg [15:0] res;
    always @ (posedge clock)
         if (reset)
              res <= 16'b0;
          else begin
            if (enable)
              case (direction)
                0 : res <= {res[14:0],data}; // Shift Left</pre>
                1 : res <= {data, res[15:1]}; // Shift Right
              endcase
            else
              res <= res;
31 endmodule
```



#### Log Output:

#### Simulation:



# Test Bench:

```
. .
 1 `timescale 1ns / 1ps
 3 include "16_bit_shift_register.v"
 5 module tb_sixteen_bit_shift_register;
 6
 8
       reg d, clk, en, reset, dir;
 9
       wire [15:0] res;
10
       // Instantiate 16 Bit Shift Register
11
       sixteen_bit_shift_register sbsr (
12
           .data(d),
13
14
            .clock(clk),
15
           .enable(en),
16
           .reset(reset),
17
            .direction(dir),
18
            .res(res)
19
       );
20
21
       // Clock generation
22
       always #10 clk = ~clk; // Generate a clock with a period of 20ns
23
24
        // Initialize variables to default values at time 0
25
        initial begin
26
            $dumpfile("dump.vcd");
27
            $dumpvars;
28
            clk <= 0;
29
           en <= 0;
30
           dir <= 0;
31
            reset <= 0;
 32
            d <= 1;
```


```
33
34
          // Reset the counters
35
          #15 reset = 1;
36
          #20 reset = 0;
37
              en = 1;
38
          // For 7 clocks, drive alternate values to data pin
39
40
          repeat (7) @ (posedge clk)
41
              d <= ~d;
42
           //Shift direction and drive alternate value to data pin for another 7 clocks
43
44
           #10 dir <= 1;
45
          repeat (7) @ (posedge clk)
46
              d <= ~d;
47
48
           //Drive nothing for next 7 clocks, allow shift register to simply shift based on dir
49
           repeat (7) @ (posedge clk)
50
51
           // Finish the simulation
52
           $finish;
53
       end
      // Monitor values of these variables and print them into the logfile for debug
55
56
57
        $monitor ("reset=%0b data=%b, enable=%0b, direction=%0b, result=%b", reset, d, en, dir, res);
59 endmodule
```

# With For Loop:

## Code:

```
1 `timescale 1ns / 1ps
 2
 3 module sixteen_bit_shift_register_with_for_loop (
 4
                       // Serial Data
       data,
 5
       clock,
                       // only shift if enable is 1
 6
       enable,
 7
                       // reset output to 0
       reset,
 8
       direction,
                       // specifies direction of shift (left or right)
9
       res);
                       // output
10
11
       integer i;
12
13
       input data,
14
             clock,
15
             enable,
16
             reset,
17
             direction;
18
19
       output reg [15:0] res;
20
21
```


```
always @ (posedge clock or posedge reset or posedge enable)
23
       begin
24
             if (reset)
25
                 res <= 16'b0;
             else begin
26
27
               if (enable)
28
               begin
29
                 case (direction)
30
                   0 : begin
31
                        for (i = 14; i >= 0; i = i - 1) // Shift Left
                            res[i + 1] <= res[i];
32
33
                        res[0] <= data;</pre>
34
                        end
35
                   1 : begin
                        for (i = 0; i < 15; i = i + 1) // Shift Right
36
                            res[i] <= res[i + 1];
37
38
                        res[15] <= data;
39
                        end
40
                 endcase
41
               end
42
               else
43
                 res <= res;
44
             end
45
       end
46 endmodule
```



#### Log Output:

```
# KERNEL: reset=0 data=1, enable=1, direction=0, result=00000000000000001
# KERNEL: reset=0 data=0, enable=1, direction=0, result=0000000000000011
# KERNEL: reset=0 data=1, enable=1, direction=0, result=0000000000000110
# KERNEL: reset=0 data=0, enable=1, direction=0, result=0000000000001101
# KERNEL: reset=0 data=1, enable=1, direction=0, result=000000000011010
# KERNEL: reset=0 data=0, enable=1, direction=0, result=0000000000110101
# KERNEL: reset=0 data=1, enable=1, direction=0, result=0000000001101010
# KERNEL: reset=0 data=0, enable=1, direction=0, result=0000000011010101
# KERNEL: reset=0 data=0, enable=1, direction=1, result=0000000011010101
# KERNEL: reset=0 data=1, enable=1, direction=1, result=0000000001101010
# KERNEL: reset=0 data=0, enable=1, direction=1, result=1000000000110101
# KERNEL: reset=0 data=1, enable=1, direction=1, result=0100000000011010
# KERNEL: reset=0 data=0, enable=1, direction=1, result=1010000000001101
# KERNEL: reset=0 data=1, enable=1, direction=1, result=0101000000000110
# KERNEL: reset=0 data=0, enable=1, direction=1, result=1010100000000011
# KERNEL: reset=0 data=1, enable=1, direction=1, result=0101010000000001
```

#### Simulation:



## Test Bench:

```
. .
  1 `timescale 1ns / 1ps
  3 `include "16_bit_shift_register_with_for_loop.v"
 5 module tb_sixteen_bit_shift_register_with_for_loop;
 7
 8
       reg d, clk, en, reset, dir;
       wire [15:0] res;
 9
 10
        // Instantiate 16 Bit Shift Register
11
12
       sixteen_bit_shift_register_with_for_loop sbsrwfl (
13
            .data(d),
14
            .clock(clk),
 15
            .enable(en),
 16
            .reset(reset),
17
            .direction(dir),
18
            .res(res)
19
       );
 20
 21
        // Clock generation
 22
        always #10 clk = ~clk; // Generate a clock with a period of 20ns
 23
```


```
24 // Initialize variables to default values at time 0
  25
        initial begin
  26
            $dumpfile("dump.vcd");
            $dumpvars;
  27
  28
            clk <= 0;
  29
            en <= 0;
  30
            dir <= 0;
            reset <= 0;
  31
  32
            d \ll 1;
  33
  34
            // Reset the counters
  35
            #15 reset = 1;
            #20 \text{ reset} = 0;
  36
  37
                en = 1;
  38
            // For 7 clocks, drive alternate values to data pin
  39
  40
            repeat (7) @ (posedge clk)
  41
                d \ll \sim d;
  42
  43
            //Shift direction and drive alternate value to data pin for another 7 clocks
  44
            #10 dir <= 1;
  45
             repeat (7) @ (posedge clk)
  46
                d <= ~d;</pre>
  47
  48
             //Drive nothing for next 7 clocks, allow shift register to simply shift based on dir
  49
             repeat (7) @ (posedge clk)
  50
             // Finish the simulation
  51
  52
             $finish;
  53
        end
  54
  55
        // Monitor values of these variables and print them into the logfile for debug
  56
          $monitor ("reset=%0b data=%b, enable=%0b, direction=%0b, result=%b", reset, d, en, dir, res);
  57
  58
  59 endmodule
```

# **Question # 6 : [CLO-2, CLO-3, CLO-4]**

Write Verilog code of a module that contains four drivers that drive a single shared 1-bit output OUT in a half-duplex manner. When the select is 00, input of driver1 appears on OUT, when select is 01, input of driver2 appears on OUT, when select is 10, input of driver3 appears on OUT, otherwise input of driver3 appears on OUT. Attach simulation snaps of this code from Xilinx Vivado software.

## Code:

```
1 `timescale 1ns/1ps
 3 module four_to_one_mux(driver1,
 4
                           driver2,
 5
                           driver3,
 6
                           select,
 7
                           out);
 8
 9
       input driver1,
10
             driver2,
11
             driver3;
12
13
       input [1:0] select;
14
15
       output reg out;
16
17
       always @ (*)
18
       begin
19
         case (select)
20
           2'b00 : out <= driver1;
21
           2'b01 : out <= driver2;
22
           2'b10 : out <= driver3;
23
           default : out <= driver3;</pre>
24
         endcase
25
       end
26 endmodule
```



# **Simulation:**

```
0 50,000 100,000

d1
d2
d3
out
s[1:0] 0 1 2 3 0 1 2
```

# Test Bench:

```
1 `timescale 1ns/1ps
  3 `include "4_to_1_MUX.v"
  5 module tb_four_to_one_MUX;
  6
 7
     reg d1,d2,d3;
 8
 9
     reg [1:0] s;
10
11
     wire out;
12
13
     // Instantiate 4 to 1 MUX
14
     four_to_one_mux ftom (
15
       .driver1(d1),
16
       .driver2(d2),
17
       .driver3(d3),
18
       .select(s),
19
        .out(out)
20
       );
21
      initial begin
22
23
       $dumpfile("dump.vcd");
24
       $dumpvars;
25
       //initialize variables
26
27
       s = 2'b00;
       d1 = 1'b0;
28
29
       d2 = 1'b1;
30
       d3 = 1'b1;
31
```

```
32
  33
       #20 s = 2'b01;
  34
       #20 s = 2'b10;
  35
       #20 s = 2'b11;
       #20 s = 2'b00;
  36
  37
        #20 s = 2'b01;
  38
       #20 s = 2'b10;
  39
       #20 s = 2'b11;
  40
        // Ending the simulation!
  41
  42
       $finish;
  43
      end
  44
  45
      // Below command is for monitoring the output
  46
      always @(out) $display("OUTPUT = %b", out);
  47
  48 endmodule
```

# **Question #7: [CLO-1]**

Express difference between blocking and non-blocking assignments of Verilog HDL. Write a code in Verilog and synthesize it in Xilinx Vivado to show the effect of using the wrong assignment with the wrong construct. [10]

# Non-Blocking v/s Blocking Assignments:

Blocking and non-blocking assignments are utilized in procedural blocks for register value assignments, with different behaviors. In combinational blocks, blocking assignments, akin to high-level languages, evaluate and store expressions sequentially. Conversely, non-blocking assignments, common in sequential circuits, execute subsequent instructions concurrently without waiting for assignment completion, beneficial for simultaneous register updates in a clock cycle. In the case of a shift register, non-blocking assignments accurately model its behavior, revealing four D flip-flops in the schematic. In contrast, blocking assignments alter the shift register's behavior, resulting in an incorrect schematic showing only one D flip-flop due to their sequential nature.


# Non-Blocking 3-Bit Shift Register:

## Code:

```
1 `timescale 1ns / 1ps
3 module three bit shift register non blocking (
4 data0,
5
     clock,
     reset,
                  // reset output to 0
6
7
                    // output
     res);
8
9
    input [2:0] data0;
10
11
    input clock, reset;
12
13
    reg [2:0] data1,
14
            data2,
15
             data3;
16
17
    output reg [2:0] res;
18
19
    always @ (posedge clock or posedge reset)
20
      begin
```

```
if (reset)
22
              begin
23
                  data1 <= 0;
24
                  data2 <= 0;
25
                  data3 <= 0;
26
                  res <= 0;
27
              end
28
              else begin
29
                  data1 <= data0;</pre>
30
                  data2 <= data1;
31
                  data3 <= data2;
32
                  res <= data3;
33
              end
34
       end
35 endmodule
```

# **Schematic:**



# **Blocking 3-Bit Shift Register:**

# Code:

```
1 `timescale 1ns / 1ps
 3 module three_bit_shift_register_blocking (
 4
       data0,
 5
       clock,
 6
                       // reset output to 0
       reset,
 7
       res);
                       // output
 8
 9
     input [2:0] data0;
10
11
     input clock,reset;
12
13
     reg [2:0] data1,
14
               data2,
15
               data3;
```

```
16
       output reg [2:0] res;
  17
  18
  19
       always @ (posedge clock or posedge reset)
  20
         begin
  21
               if (reset)
  22
               begin
  23
                   data1 = 0;
  24
                   data2 = 0;
  25
                   data3 = 0;
  26
                    res = 0;
  27
               end
  28
               else begin
  29
                   data1 = data0;
                   data2 = data1;
  30
  31
                   data3 = data2;
  32
                    res = data3;
  33
               end
  34
         end
  35 endmodule
```

