

# CE-325: Digital System Design

## Final Exam - Take Home Q5

Huzaifah Tariq Ahmed - ha07151

6th May 2024

### 1 Finite State Machine (FSM) Diagrams

#### 1.1 TCP Client




Figure 1: TCP Client FSM Diagram

## 1.2 TCP Server




Figure 2: TCP Server FSM Diagram

## 2 FSM Design In Verilog

### 2.1 TCP Top Module

#### 2.1.1 Code

```

1  `timescale 1ns / 1ps
2
3  module tcp(
4      reset,
5      clk,
6      connect
7  );
8
9      input reset, clk, connect;
10
11     wire SYN, ACK, SYN_ACK;
12

```

```
13     client c1(reset,
14               clk,
15               connect,
16               SYN_ACK,
17               SYN,
18               ACK
19             );
20
21     server s1(reset,
22               clk,
23               SYN,
24               ACK,
25               SYN_ACK
26             );
27
28 endmodule
```

## 2.2 TCP Client

### 2.2.1 Code

```
1  `timescale 1ns / 1ps
2
3  module client(
4      reset,
5      clk,
6      connect,
7      SYN_ACK,
8      SYN,
9      ACK
10 );
11
12     input reset,
13           connect,
14           clk,
15           SYN_ACK;
16
17     output reg SYN, ACK;
18
19     parameter hold = 3'b1xx;
20     parameter syn_sent = 3'b010;
21     parameter established = 3'b011;
22
23     reg [2:0] state,
24             next_state;
25
26     always @ (posedge clk)
27     begin
28         if (reset)
```

```
29         begin state <= hold;
30             SYN <= 0;
31             ACK <= 0;
32         end
33     else state <= next_state;
34 end
35
36
37 always @ (state or connect or SYN_ACK or posedge clk)
38 begin
39     casex(state)
40         hold: begin
41             if (reset) next_state <= hold;
42             else if (connect & SYN_ACK) next_state <= established;
43             else if (connect) next_state <= syn_sent;
44             else next_state <= hold;
45         end
46
47         syn_sent: begin
48             if (reset) next_state <= hold;
49             else if (connect)
50                 begin next_state <= hold;
51                     SYN <= 1;
52                 end
53             else next_state <= hold;
54         end
55
56         established: begin
57             if (reset) next_state <= hold;
58             else if (connect & SYN_ACK)
59                 begin ACK <= 1;
60                     next_state <= established;
61                 end
62             else next_state <= hold;
63         end
64
65         default: next_state <= hold;
66     endcase
67 end
68 endmodule
```

## 2.3 TCP Server

### 2.3.1 Code

```
1  `timescale 1ns / 1ps
2
3  module server(
4      reset,
```

```
5     clk,
6     SYN,
7     ACK,
8     SYN_ACK
9 );
10
11 input reset,
12        clk,
13        SYN,
14        ACK;
15
16 output reg SYN_ACK;
17
18 parameter hold = 3'b1xx;
19 parameter syn_recieved = 3'b010;
20 parameter established = 3'b011;
21
22 reg [2:0] state,
23        next_state;
24
25 always @ (posedge clk)
26 begin
27     if (reset) state <= hold;
28     else state <= next_state;
29 end
30
31 always @ (state or SYN or ACK or posedge clk)
32 begin
33     casex (state)
34
35         hold:    begin
36                 if (reset) next_state <= hold;
37                 else if (SYN & ~ACK) next_state <= syn_recieved;
38                 else if (SYN & ACK) next_state <= established;
39                 else next_state <= hold;
40             end
41
42         syn_recieved:    begin
43                 if (reset) next_state <= hold;
44                 else if (SYN & ~ACK)
45                     begin next_state <= hold;
46                           SYN_ACK = 1;
47                     end
48                 else next_state <= hold;
49             end
50
51         established:    begin
52                 if (reset) next_state <= hold;
53                 else if (SYN & ACK) next_state <= established;
54                 else next_state <= established;
```

```
55         end
56
57         default: next_state <= hold;
58     endcase
59 end
60 endmodule
```

## 2.4 Testbench

### 2.4.1 Code

```
1  `timescale 1ns / 1ps
2
3  `include "tcp.v"
4  `include "client.v"
5  `include "server.v"
6
7  module tcp_tb ();
8      reg reset,
9          clk,
10         connect;
11
12     tcp dut(reset,
13             clk,
14             connect);
15
16     initial begin
17         $dumpfile("dump.vcd");
18         $dumpvars;
19         clk = 0;
20         reset = 1;
21         connect = 1;
22
23         #10
24         reset = 0;
25
26         #100
27         reset = 1;
28
29         #10 $stop;
30     end
31
32     always #5 clk = ~clk;
33
34 endmodule
```

## 2.5 Simulation Results




Figure 3: Simulation Result

In these simulation Results the first state is of client and the one below it is of server. Same is the case for next state. X signifies hold state, in both the server and client. 2 signifies syn sent state in client and syn received in server. 3 signifies the established state in both the server and the client. This simulation illustrates the generation of the SYN signal when the client enters the syn sent state. Upon receiving this signal, the server transitions to the syn received state and responds with the SYN ACK signal. Upon receiving the acknowledgment, the client enters the established state and sends an ACK signal. Upon receiving this signal, the server also moves to the established state.