CE-325: Digital System Design

Quiz 02 - FPGA

Huzaifah Tariq Ahmed - ha07151 6th May 2024

1 System Architecture

1.1 Configurable Logic Block (CLB)

CLB's role in the architecture is to receive two 2-bit inputs and a 1-bit carry in and compute addition of these, and provide 2-bit sum output and a 1-bit carry out. It has clock and reset signals also going into it. It needs clock as it does the addition on the positive edge of the clock. The addition happens in two stages, as it goes through two 1-bit adders. We then have two D-FFs one for storing the carry out and the other for storing the 2-bit sum output.




Figure 1: CLB Proposed Architecture

Huzaifah Tariq Ahmed

1.2 Routing Controller

Routing controller's role is to simply split the 8-bit input bit-file into four 2-bit numbers, generating four control signals which will control the routing for the four CLBs. We have one control signal for each CLB.



Figure 2: Controller Proposed Architecture

1.3 Input and Carry Routing

In our architecture the routing module's role is to do input routing, carry in routing and CLB sum routing. In the architecture below we can see the carry and input routing done inside the routing module. The diagram shows this routing for only one CLB, however this logic will be replicated for the remaining three CLBs as well. Here we can see that the routing block splits the 8 bit inputs into four 2-bit numbers and then provides them as input to the MUX in every CLB. Here in this MUX the right input for the CLB is decided based on the control signal generated by the controller, based on the bitfile configuration. This is done for both the inputs of a CLB. We also have a third MUX here for deciding the carry in signal for this CLB. This decision is made between the carry out values of the other three CLBs and an external carry in signal given at the start. Again the same control signal will be acting as the select for this MUX. The selected inputs and carry in then go into the CLB, which generates sum and carry outputs.




Figure 3: CLB Routing Proposed Architecture

1.4 CLB Sum Output Routing

As discussed above the routing block also routes the output sums of CLBs. It is basically a feed through port, but in my architecture I have given this configurable option to decide the output port through which this sum moves out of the routing block. Again it utilizes a MUX and the same control signal to decide this.




Figure 4: CLB Sum Routing Proposed Architecture

2 FPGA Design In Verilog

2.1 Configurable Logic Block (CLB)

2.1.1 Code

```
'timescale 1ns/1ps
  module CLB(num_1,
              num_2,
              carry_in,
              clk,
              reset,
              sum,
              carry_out);
9
10
     input [1:0] num_1, // Input for first 2-bit number
11
                  num_2; // Input for second 2-bit number
12
13
     input carry_in, // Input carry bit
14
                     // Clock input
15
                     // Reset input
           reset;
16
17
     output reg [1:0] sum; // Output for sum of numbers
18
19
     output reg carry_out; // Output for carry-out bit
20
     // Define the always block for sequential logic
     always @(posedge clk or posedge reset)
23
       if (reset)
24
```

```
begin
25
              // Reset condition: set sum and carry-out to default values
26
             sum <= 2'b00000;
                                   // Initialize sum to zero
27
              carry_out <= 1'b0;</pre>
                                   // Initialize carry-out to zero
28
           end
29
       else
30
           // Adder logic: sum and carry-out updated based on inputs and
           //previous carry
32
           {carry_out, sum} <= num_1 + num_2 + carry_in; // Calculate sum and
33
           //carry-out
34
35
   endmodule
36
```

2.1.2 Schematic




Figure 5: Configurable Logic Block (CLB) Schematic

We can see from this schematic that it basically realizes the proposed architecture of a CLB. It also has two 1-bit adders and two D-FFs for storing the sum and carry outputs. Like our proposed architecture this also gives the D-FFs clock and reset signals.

2.2 Routing Block

2.2.1 Code

```
timescale 1ns / 1ps

module routing(bitfile,
cout_00,
cout_01,
cout_10,
```

```
cout_11,
7
                    cout_ext,
8
                    data_1,
                    data_2,
10
                    sin_00,
11
                    sin_01,
12
                    sin_10,
13
                    sin_11,
14
                    cin_00,
15
                    cin_01,
16
                    cin_10,
17
                    cin_11,
                    num_1_00,
19
                    num_2_00,
20
                    num_1_01,
21
                    num_2_01,
22
                    num_1_10,
23
                    num_2_10,
24
                    num_1_11,
25
                    num_2_11,
26
                    sout_00,
                    sout_01,
28
                    sout_10,
29
30
                    sout_11,
                    final_cout);
31
32
        input [7:0] bitfile; //8 bit bitfile for generating control signals
33
        input cout_00,
35
               cout_01,
36
               cout_10,
37
               cout_11,
38
               cout_ext; //carry out from all clbs
39
40
        input [7:0] data_1,
41
                      data_2; //initial data input
42
43
        input [1:0] sin_00,
44
                      sin_01,
45
                      sin_10,
46
                      sin_11; // sum outputs of clbs
47
48
       output reg cin_00,
49
                    cin_01,
50
                    cin_10,
51
                    cin_11; //carry in for each clb
52
53
       output reg [1:0] num_1_00,
54
                           num_2_00,
55
                            num_1_01,
56
```

106

```
num_2_01,
57
                           num_1_10,
58
                           num_2_10,
59
                           num_1_11,
60
                           num_2_11; //data inputs for all clbs
61
62
        output reg [1:0] sout_00,
63
                           sout_01,
64
                           sout_10,
65
                           sout_11; //sum of all clbs routed out
66
67
       output reg final_cout; //final carry out
68
69
       // Splitting the 10-bit input into five 2-bit control signals
       wire [1:0] ctrl_0 = bitfile[1:0];
                                              //clb00
71
       wire [1:0] ctrl_1 = bitfile[3:2];
                                               //clb01
72
       wire [1:0] ctrl_2 = bitfile[5:4];
                                             //clb10
73
       wire [1:0] ctrl_3 = bitfile[7:6];
                                               //clb11
74
75
       // Control logic for each CLB based on the bitfile sections
76
       always@(*)
       begin
78
          case(ctrl_0)
79
                2'b00 : begin
80
                         cin_00 <= cout_ext;</pre>
81
                         num_1_00 <= data_1[1:0];
82
                         num_2_00 <= data_2[1:0];
83
                         sout_00 <= sin_00;
                          end
85
                2'b01 : begin
86
                          cin_00 <= cout_01;
87
                         num_1_00 <= data_1[3:2];
88
                         num_2_00 <= data_2[3:2];
89
                          sout_00 <= sin_01;
90
                         end
                2'b10 : begin
92
93
                         cin_00 <= cout_10;
                         num_1_00 <= data_1[5:4];
94
                         num_2_00 <= data_2[5:4];
95
                          sout_00 <= sin_10;
96
                          end
97
                2'b11 : begin
98
                          cin_00 <= cout_11;
99
                         num_1_00 <= data_1[7:6];
100
                         num_2_00 <= data_2[7:6];
101
                          sout_00 <= sin_11;
102
                          final_cout <= cout_00;
103
                          end
104
            endcase
105
```

```
case(ctrl_1)
107
                  2'b00 : begin
108
                           cin_01 <= cout_00;
109
                           num_1_01 <= data_1[3:2];
110
                           num_2_01 <= data_2[3:2];
111
                           sout_01 <= sin_01;
112
                           end
113
                  2'b01 : begin
114
                           cin_01 <= cout_ext;</pre>
115
                           num_1_01 <= data_1[1:0];
116
                           num_2_01 <= data_2[1:0];
117
                           sout_01 <= sin_00;
118
                           end
119
                  2'b10 : begin
120
                           cin_01 <= cout_10;
121
                           num_1_01 <= data_1[5:4];
122
                           num_2_01 \le data_2[5:4];
123
                           sout_01 <= sin_10;
124
                           end
125
                  2'b11 : begin
126
                           cin_01 <= cout_11;
127
                           num_1_01 <= data_1[7:6];
128
                           num_2_01 <= data_2[7:6];
129
                           sout_01 <= sin_11;
130
                           final_cout <= cout_01;
131
                           end
132
             endcase
133
134
             case(ctrl_2)
135
                  2'b00 : begin
136
                           cin_10 <= cout_00;
137
                           num_1_10 <= data_1[3:2];
138
                           num_2_10 <= data_2[3:2];
139
                           sout_10 <= sin_01;
140
                           end
141
                  2'b01 : begin
142
143
                           cin_10 <= cout_01;
                           num_1_10 <= data_1[5:4];
144
                           num_2_10 <= data_2[5:4];
145
                           sout_10 <= sin_10;
146
                           end
147
                  2'b10 : begin
148
                           cin_10 <= cout_ext;</pre>
149
                           num_1_10 <= data_1[1:0];
150
                           num_2_10 <= data_2[1:0];
151
                           sout_10 <= sin_00;
152
                           end
153
                  2'b11 : begin
154
                           cin_10 <= cout_11;
155
                           num_1_10 <= data_1[7:6];
156
```

```
num_2_10 <= data_2[7:6];
157
                           sout_10 <= sin_11;
158
                           final_cout <= cout_10;
159
                           end
160
             endcase
161
162
             case(ctrl_3)
163
                  2'b00 : begin
164
                           cin_11 <= cout_00;
165
                           num_1_11 <= data_1[3:2];
166
                           num_2_11 <= data_2[3:2];
167
                           sout_11 <= sin_01;
                           end
169
                  2'b01 : begin
170
                           cin_11 <= cout_01;
171
                           num_1_11 <= data_1[5:4];
172
                           num_2_11 <= data_2[5:4];
173
                           sout_11 <= sin_10;
174
                           end
175
                  2'b10 : begin
176
                           cin_11 <= cout_10;
                           num_1_11 <= data_1[7:6];
178
                           num_2_11 <= data_2[7:6];
179
                           sout_11 <= sin_11;
180
                           final_cout <= cout_11;
181
                           end
182
                  2'b11 : begin
183
                           cin_11 <= cout_ext;</pre>
184
                           num_1_11 <= data_1[1:0];
185
                           num_2_11 <= data_2[1:0];
186
                           sout_11 <= sin_00;
187
                           end
188
             endcase
189
190
        end
191
192
193
   endmodule
```

2.2.2 Schematic

In the carry routing schematic below we can see that like our architecture this also utilizes MUX for selection of every carry in signal. Although not a separate module for a controller we can see our bitfile being split into 2-bit numbers which are going into all the MUX as control signals. Apart from the four MUX for deciding carry in for each clb, you can see seven additional MUX. They were not in the proposed architecture however I later added them in order for my FPGA to be able to select that out of the four CLBs, which should be selected to give their carry out signal as the over all final carry out. Before I was assuming to always take that carry out from CLB-11, however I think FPGA should be a configurable architecture with nothing assumed before hand.




Figure 6: Carry Routing Block Schematic

Looking at the Input Routing Block we can again see the same MUX based architecture proposed earlier. Here again we have 2 MUX per CLB for selection of both inputs of the CLB based on the control signal. All the outputs of these MUXes go into the CLBS as input.




Figure 7: Input Routing Block Schematic

Looking at the Sum routing block we can see that again four MUX are utilized to select which out of the sums of four CLBs should go through a particular port. Again using the same control signal.




Figure 8: Sum Routing Block Schematic

One thing to note here is that I have configured this in a way that a single control signal control the inputs, carry in as well as output sum routing for that CLB. This is done so that we could make our FPGA configurable. However it was not possible to cater all combinations of sequences of CLBs during addition. Like by default the sequence of addition is from CLB 00 to 01 to 10 and finally 11. We can alter this sequence using the control sequence, however not all sequences are possible using the case logic used in the routing module for this.

2.3 Top Module

2.3.1 Code

```
// Set the time scale for simulation
   'timescale 1ns/1ps
3
   // Define the FPGA module with inputs and outputs
   module fpga(data_1,
                data_2,
6
                bitfile,
7
                carry_in,
8
                clk,
9
                reset,
10
                sum,
11
                carry_out
12
               );
13
14
       input [7:0] data_1, //8 bit number for addition
15
                    data_2; //8 bit number for addition
16
17
       input [7:0] bitfile; //8 bit bitfile for generating control signals in routing
18
19
       input carry_in, //initial external carry_in
                         //clock signal
              clk,
21
                         //reset signal
              reset;
22
23
       output [7:0] sum;
                            //final 8 bit sum output
24
       output carry_out;
                            //final 1 bit carry out
25
26
       // Declare internal wires for carry and sum signals
27
       wire cout_00,
             cout_01,
29
             cout_10,
30
             cout_11,
31
             cout_ext; //carry out wires for all clbs
32
33
       wire cin_00,
34
             cin_01,
35
             cin_10,
             cin_11;
                      //carry in wires for all clbs
37
38
```

```
wire [1:0] sum_clb_00,
39
                   sum_clb_01,
40
                   sum_clb_10,
41
                   sum_clb_11; //sum output wires for each clb
42
       wire [1:0] sum_00,
                   sum_01,
                   sum_10,
46
                   sum_11; //sum output wires of each clb routed
47
                   //through routing module
48
49
       wire final_cout; //final carry out wire
51
       wire [7:0] data_1,
                   data_2; //initial data input wires
53
54
       wire [1:0] num_1_00,
55
                   num_2_00,
56
                   num_1_01,
                   num_2_01,
                   num_1_10,
                   num_2_10,
60
                   num_1_11,
61
                   num_2_11; //clb input wires
62
63
       // Instantiate the routing module
64
       routing routing_inst(
65
           .bitfile(bitfile),
            .cout_00(cout_00),
            .cout_01(cout_01),
68
            .cout_10(cout_10),
69
            .cout_11(cout_11),
70
            .cout_ext(carry_in),
71
            .data_1(data_1),
72
            .data_2(data_2),
            .sin_00(sum_clb_00),
            .sin_01(sum_clb_01),
            .sin_10(sum_clb_10),
76
            .sin_11(sum_clb_11),
77
            .cin_00(cin_00),
78
            .cin_01(cin_01),
79
            .cin_10(cin_10),
80
            .cin_11(cin_11),
            .num_1_00(num_1_00),
            .num_2_00(num_2_00),
83
            .num_1_01(num_1_01),
84
            .num_2_01(num_2_01),
85
            .num_1_10(num_1_10),
86
            .num_2_10(num_2_10),
87
            .num_1_11(num_1_11),
88
```

```
.num_2_11(num_2_11),
89
             .sout_00(sum_00),
90
             .sout_01(sum_01),
             .sout_10(sum_10),
92
             .sout_11(sum_11),
             .final_cout(final_cout)
        );
96
        // Instantiate four CLB modules
97
        CLB clb_inst_00(
98
             .num_1(num_1_00),
99
             .num_2(num_2_00),
100
             .carry_in(cin_00),
101
             .clk(clk),
102
             .reset(reset),
103
             .sum(sum_clb_00),
104
             .carry_out(cout_00)
105
        );
106
107
        CLB clb_inst_01(
108
             .num_1(num_1_01),
             .num_2(num_2_01),
110
             .carry_in(cin_01),
111
             .clk(clk),
112
             .reset(reset),
113
             .sum(sum_clb_01),
114
             .carry_out(cout_01)
115
        );
117
        CLB clb_inst_10(
118
             .num_1(num_1_10),
119
             .num_2(num_2_10),
120
             .carry_in(cin_10),
121
             .clk(clk),
122
             .reset(reset),
             .sum(sum_clb_10),
124
             .carry_out(cout_10)
        );
126
127
        CLB clb_inst_11(
128
             .num_1(num_1_11),
129
             .num_2(num_2_11),
130
             .carry_in(cin_11),
131
             .clk(clk),
132
             .reset(reset),
133
             .sum(sum_clb_11),
134
             .carry_out(cout_11)
135
        );
136
137
        // Concatenate the sum outputs for final sum
138
```

```
assign sum = {sum_11, sum_10, sum_01, sum_00};

// Assign the final carry-out
assign carry_out = final_cout;

endmodule
```

2.3.2 Schematic




Figure 9: FPGA Top Module Schematic

In this top module schematic we can see the whole architecture being realized. We have four CLBs with routes coming and going into the routing module. All inputs and outputs are also routed through the routing module.

2.4 Test Bench

2.4.1 Code

```
'timescale 1ns/1ps
1
2
   'include "fpga.v"
   'include "clb.v"
   'include "routing.v"
  module testbench;
     // Inputs
9
     reg [7:0] data_1, data_2;
10
     reg [9:0] bitfile;
11
     reg carry_in, clk, reset;
12
13
     // Outputs
     wire [7:0] sum;
15
     wire carry_out;
16
17
     // Instantiate the FPGA module
18
     fpga dut(
19
       .data_1(data_1),
20
       .data_2(data_2),
       .bitfile(bitfile),
       .carry_in(carry_in),
23
       .clk(clk),
24
       .reset(reset),
25
       .sum(sum),
26
       .carry_out(carry_out)
27
     );
28
     // Clock generation
30
     always #5 clk = ~clk;
31
32
     // Initial reset
33
     initial begin
34
       $dumpfile("dump.vcd");
           $dumpvars;
       clk = 0;
       reset = 1;
38
       #10 reset = 0; // Reset after 10 time units
39
       // Test scenario 1
40
       data_1 = 8'b11101010;
                               // Example data values
41
       data_2 = 8'b11010101;
42
       bitfile = 10'b1110010000;
43
       carry_in = 1'b0;
       #50; // Wait for 100 time units
45
       // Test scenario 2
46
       data_1 = 8'b01101011;
                                // Example data values
47
       data_2 = 8'b01010101;
48
       bitfile = 10'b1110010000;
49
       carry_in = 1'b0;
50
```

```
#50
51
       // Test scenario 3
52
       data_1 = 8'b10110110;
                                // Example data values
53
       data_2 = 8'b01101001;
54
       bitfile = 10'b1110010000;
55
       carry_in = 1'b0;
       #50
57
                // Stop simulation
       $stop;
58
     end
59
60
     // Monitor for displaying outputs
61
     initial
62
       begin
63
       monitor("Time=\%0t, Sum=\%b, Carry_0ut=\%b", $time, sum, carry_out);
            end
65
66
   endmodule
67
```

2.5 Simulation Results




Figure 10: Simulation Result

In simulation I tested it for three different addition operations, and got back the correct results for each. However, it took four clock cycles for computing some combinations while for some it took a single clock cycle.