CE-325: Digital System Design

Mid-Term Exam Q6 Take Home Part

Huzaifah Tariq Ahmed - ha07151

15th March 2024

1 FIFO (NON-FSM)

The fifo non fsm module is a Verilog implementation of a non-FSM based FIFO buffer. It lacks explicit state transitions commonly found in FSM-based designs. The module includes input/output ports for data transfer and signals indicating FIFO fullness or emptiness. Parameters define stack characteristics such as element width, maximum capacity, and pointer width. Internal registers manage read and write pointers, along with a gap register tracking their difference. Data read from the stack is stored in a register for output. Functionality is driven by clock edges or reset signals. During reset, pointers and data registers are initialized to zero. Conditional execution of write and read operations is based on stack status and requested operations.

1.1 Code

```
'timescale 1ns/1ps
   // Define the module named fifo_non_fsm with
   // specified input and output ports
   module fifo_non_fsm(
       Data_out,
       stack_full,
       stack_empty,
       Data_in,
       write_to_stack,
10
       read_from_stack,
11
       clk,
12
       rst
13
  );
14
15
       // Parameters defining the width and height of the stack,
16
       // and pointer width
17
       parameter stack_width = 8;
18
       parameter stack_height = 32;
19
       parameter stack_ptr_width = 5;
20
21
       // Output ports
22
```

```
output [stack_width-1:0] Data_out;
23
       output stack_full, stack_empty;
24
25
       // Input ports
26
       input [stack_width-1:0] Data_in;
27
       input write_to_stack, read_from_stack, clk, rst;
28
       // Registers for read and write pointers, and pointer gap
30
       reg [stack_ptr_width -1:0] read_ptr, write_ptr;
31
       reg [stack_ptr_width:0] ptr_gap;
32
33
       // Register to hold data read from the stack
34
       reg [stack_width-1:0] Data_out;
35
       // Memory array representing the stack
37
       reg [stack_width-1:0] stack [stack_height-1:0];
38
39
       // Check if stack is full and empty
40
       assign stack_full = (ptr_gap == stack_height);
41
       assign stack_empty = (ptr_gap == 0);
42
       // Always block triggered on positive edge of clock or reset signal
       always@(posedge clk or posedge rst)
45
       if (rst)
46
       begin
47
           // Reset: Initialize data out, read pointer, write
48
           // pointer, and pointer gap
49
           Data_out <= 0;</pre>
           read_ptr <= 0;
           write_ptr <= 0;
52
           ptr_gap <= 0;</pre>
53
       end
54
       else if (write_to_stack && (!stack_full) && (!read_from_stack))
55
       begin
56
           // Write data into the stack if it's not full and not being read
           stack[write_ptr] <= Data_in;</pre>
           write_ptr <= write_ptr + 1;</pre>
           ptr_gap <= ptr_gap + 1;</pre>
60
       end
61
       else if ((!write_to_stack) && (!stack_empty) && read_from_stack)
62
       begin
63
           // Read data from the stack if it's not empty and being read
64
           Data_out <= stack[read_ptr];</pre>
65
           read_ptr <= read_ptr + 1;
           ptr_gap <= ptr_gap - 1;</pre>
       end
68
       else if (write_to_stack && read_from_stack && stack_empty)
69
       begin
70
           // Write data into the stack if it's empty and being
71
           // read and written simultaneously
72
```

```
stack[write_ptr] <= Data_in;</pre>
73
            write_ptr <= write_ptr + 1;</pre>
74
            ptr_gap <= ptr_gap + 1;</pre>
75
       end
76
       else if(write_to_stack && read_from_stack && stack_full)
       begin
            // Read data from the stack if it's full and being
            // read and written simultaneously
80
            Data_out <= stack[read_ptr];</pre>
81
            read_ptr <= read_ptr + 1;
82
            ptr_gap <= ptr_gap - 1;</pre>
83
       end
       else if(write_to_stack &&
                read_from_stack &&
                 (!stack_full) &&
87
                 (!stack_empty))
88
       begin
89
            // Read data from the stack and write new data
90
            // simultaneously if it's not full or empty
91
            Data_out <= stack[read_ptr];</pre>
92
            stack[write_ptr] <= Data_in;</pre>
            read_ptr <= read_ptr + 1;
            write_ptr <= write_ptr + 1;</pre>
95
96
       end
   endmodule
```

1.2 Testbench


```
// Set the timescale for simulation
  'timescale 1ns/1ps
  // Include the non-fsm fifo module
   'include "fifo_non_fsm.v"
  // Define the testbench module
  module tb_fifo_non_fsm();
     // Parameters defining the stack width, height, and pointer width
10
    parameter stack_width = 8;
11
    parameter stack_height = 32;
12
    parameter stack_ptr_width = 5;
13
14
    // Output wires for data out and stack status
15
    wire [stack_width-1:0] Data_out;
16
    wire stack_full, stack_empty;
17
18
    // Input registers for data in, write and read signals, clock, and reset
19
    reg [stack_width-1:0] Data_in;
20
21
    reg write_to_stack, read_from_stack;
```


```
reg clk, rst;
22
23
     // Wires to access individual stack elements
24
     wire [stack_width-1:0] stack0,
25
                               stack1,
26
                               stack2,
27
                               stack3,
                               stack4,
29
                               stack5,
30
                               stack6,
31
                               stack7,
32
                               stack8,
33
                               stack9,
34
                               stack10,
                               stack11,
36
                               stack12,
37
                               stack13,
38
                               stack14,
39
                               stack15,
40
                               stack16,
41
                               stack17,
                               stack18,
                               stack19,
44
                               stack20,
45
                               stack21,
46
                               stack22,
47
                               stack23,
48
                               stack24,
                               stack25,
50
                               stack26,
51
                               stack27,
52
                               stack28,
53
                               stack29,
54
                               stack30,
55
                               stack31;
56
57
     // Assignments to access individual stack elements from the fifo module
     assign stack0 = M1.stack[0];
59
     assign stack1 = M1.stack[1];
60
     assign stack2 = M1.stack[2];
61
     assign stack3 = M1.stack[3];
62
     assign stack4 = M1.stack[4];
63
     assign stack5 = M1.stack[5];
64
     assign stack6 = M1.stack[6];
     assign stack7 = M1.stack[7];
66
     assign stack8 = M1.stack[8];
     assign stack9 = M1.stack[9];
68
     assign stack10 = M1.stack[10];
69
     assign stack11 = M1.stack[11];
70
     assign stack12 = M1.stack[12];
71
```

```
assign stack13 = M1.stack[13];
72
     assign stack14 = M1.stack[14];
73
     assign stack15 = M1.stack[15];
74
     assign stack16 = M1.stack[16];
75
     assign stack17 = M1.stack[17];
76
     assign stack18 = M1.stack[18];
     assign stack19 = M1.stack[19];
     assign stack20 = M1.stack[20];
79
     assign stack21 = M1.stack[21];
80
     assign stack22 = M1.stack[22];
81
     assign stack23 = M1.stack[23];
82
     assign stack24 = M1.stack[24];
83
     assign stack25 = M1.stack[25];
     assign stack26 = M1.stack[26];
     assign stack27 = M1.stack[27];
86
     assign stack28 = M1.stack[28];
     assign stack29 = M1.stack[29];
88
     assign stack30 = M1.stack[30];
89
     assign stack31 = M1.stack[31];
90
91
     // Instantiate the fifo_non_fsm module
92
     fifo_non_fsm M1(
93
       Data_out,
94
       stack_full,
95
       stack_empty,
96
       Data_in,
97
       write_to_stack,
98
       read_from_stack,
       clk,
100
       rst
101
     );
102
103
     // Initial block for simulation setup
104
     initial begin
105
       // Dump waveform to a VCD file
106
        $dumpfile("dump.vcd");
107
108
        $dumpvars;
        // Initialize clock and reset signals
109
       clk = 0;
110
       rst = 1;
111
112
       // Wait for a few cycles before releasing reset
113
       #10 \text{ rst} = 0;
114
        // Set read and write signals for writing data into the stack
115
        read_from_stack = 0;
116
        write_to_stack = 1;
117
       Data_in = 8'd1;
118
119
        // Set new data inputs at different time intervals
120
       #10 Data_in = 8'd10;
121
```


```
#10 Data_in = 8'd20;
122
123
        // Set read and write signals for reading data from the stack
124
        #10 read_from_stack = 1;
125
            write_to_stack = 0;
126
            Data_in = 8'd40;
127
128
        // Continue setting new data inputs and read/write signals
129
        #10 write_to_stack = 0;
130
            Data_in = 8'd41;
131
        #10 write_to_stack = 1;
132
            read_from_stack = 0;
133
            Data_in = 8'd42;
134
        #10 Data_in = 8'd30;
135
        #50 write_to_stack = 0;
136
            read_from_stack = 1;
137
            Data_in = 8'd25;
138
        #50 write_to_stack = 1;
139
            read_from_stack = 0;
140
            Data_in = 8'd35;
141
     end
142
143
     // Toggle clock every 5 time units
144
     always #5 clk = ~clk;
145
146
     // Finish simulation after 500 time units
147
     initial #500 $finish;
148
149
   endmodule
150
```

1.3 Simulation Waveform





1.4 Schematic



2 FIFO (FSM)

The fifo fsm module is a Verilog implementation of a finite state machine (FSM) based FIFO buffer. It includes input and output ports for data transfer, as well as signals indicating FIFO fullness or emptiness. Parameters define stack characteristics such as element width, maximum capacity, and pointer width. Internal registers manage FSM states and transitions, read and write pointers, along with a gap register tracking their difference. The module features sequential logic for state transition triggered by clock edges and combinational logic for FSM behavior based on current state and inputs. It employs a case statement to define behavior for different states, including reset, idle, write, and read states. This design enables controlled data flow within the FIFO buffer.

2.1 Code

```
// Set the timescale for simulation
   'timescale 1ns/1ps
  // Define the FIFO FSM module
  module fifo_fsm(Data_out,
                    stack_full,
                    stack_empty,
                    Data_in,
8
                    write_to_stack,
9
                    read_from_stack,
10
                    clk,
11
                    rst);
12
13
       // Parameters defining the width, height, and pointer width of the stack
       parameter stack_width = 8;
15
       parameter stack_height = 32;
16
       parameter stack_ptr_width = 5;
17
18
       // Output registers for data out and stack status
19
       output reg [stack_width-1:0] Data_out;
20
       output stack_full,stack_empty;
       // Input ports for data in, write and read signals, clock, and reset
23
       input [stack_width-1:0] Data_in;
24
       input write_to_stack, read_from_stack,clk,rst;
25
26
       // Define states of the FSM
27
       parameter S_reset = 0;
       parameter S_idle = 1;
29
       parameter S_read = 2;
30
       parameter S_write = 3;
31
32
       // Registers for FSM state and next state
33
       reg [2:0] state,next_state;
34
35
       // Registers for read and write pointers, and pointer gap
36
```

```
reg [stack_ptr_width -1:0] read_ptr, write_ptr;
37
       reg [stack_ptr_width:0] ptr_gap;
38
39
       // Memory array representing the stack
40
       reg [stack_width-1:0] stack [stack_height-1:0];
41
42
       // Calculate stack_full and stack_empty signals
       assign stack_full = (ptr_gap == stack_height);
44
       assign stack_empty = (ptr_gap == 0);
45
46
       // Sequential logic for FSM state transition
47
       always@(posedge clk)
48
         if(rst == 1) state <= S_reset;</pre>
49
         else state <= next_state;</pre>
51
       // Combinational logic for FSM behavior based on current
52
       // state and inputs
53
       always@(state or write_to_stack or read_from_stack or Data_in)
54
         begin
55
           // State machine behavior using case x statement
56
           casex(state)
             S_reset: begin
58
                        Data_out = 0;
59
                        read_ptr = 0;
60
                        write_ptr = 0;
61
                        ptr_gap = 0;
62
                        if(rst)
63
                           next_state = S_reset;
                        else if((write_to_stack == 0) && (read_from_stack == 0))
65
                           next_state = S_idle;
66
                        else if((write_to_stack == 1) && (read_from_stack == 0))
67
                           next_state = S_write;
68
                        else if((write_to_stack == 0) && (read_from_stack == 1))
69
                           next_state = S_read;
70
                       end
71
             S_idle: begin
72
73
                        Data_out = 0;
                        if (rst)
74
                           next_state = S_reset;
75
                        else if((write_to_stack == 0) && (read_from_stack == 0))
76
                           next_state = S_idle;
77
                        else if((write_to_stack == 1) && (read_from_stack == 0))
78
                           next_state = S_write;
79
                        else if((write_to_stack == 0) && (read_from_stack == 1))
                           next_state = S_read;
81
                      end
82
              S_write:begin
83
                        if(write_to_stack && (!stack_full))
84
                           begin
85
                             stack[write_ptr] = Data_in;
86
```

```
write_ptr = write_ptr + 1;
87
                              ptr_gap = ptr_gap + 1;
88
                            end
89
90
                         if (rst)
91
                            next_state = S_reset;
92
                          else if((write_to_stack == 0) && (read_from_stack == 0))
93
                            next_state = S_idle;
94
                          else if((write_to_stack == 1) && (read_from_stack == 0))
95
                            next_state = S_write;
96
                         else if((write_to_stack == 0) && (read_from_stack == 1))
97
                            next_state = S_read;
                       end
99
              S_read:begin
100
                          if(read_from_stack && (!stack_empty))
101
                            begin
102
                              Data_out = stack[read_ptr];
103
                              read_ptr = read_ptr + 1;
104
                              ptr_gap = ptr_gap - 1;
105
                            end
106
107
                         if (rst)
108
                            next_state = S_reset;
109
                          else if((write_to_stack == 0) && (read_from_stack == 0))
110
                            next_state = S_idle;
111
                          else if((write_to_stack == 1) && (read_from_stack == 0))
112
                            next_state = S_write;
113
                          else if((write_to_stack == 0) && (read_from_stack == 1))
114
                            next_state = S_read;
115
                      end
116
              default: next_state = S_idle;
117
118
            endcase
119
       end
120
   endmodule
121
```

2.2 Testbench

```
// Set the timescale for simulation
timescale 1ns/1ps

// Include the finite state machine (FSM) based FIFO module
finclude "fifo_fsm.v"

// Define the testbench module
module tb_fifo_fsm();

// Parameters defining the stack width, height, and pointer width
parameter stack_width = 8;
```


```
parameter stack_height = 32;
12
     parameter stack_ptr_width = 5;
13
14
     // Define FSM states
15
     parameter S_reset = 0;
16
     parameter S_idle = 1;
17
     parameter S_read = 2;
     parameter S_write = 3;
19
20
     // Output wires for data out and stack status
21
     wire [stack_width-1:0] Data_out;
22
     wire stack_full, stack_empty;
23
24
     // Input registers for data in, write and read signals, clock, and reset
     reg [stack_width-1:0] Data_in;
26
     reg write_to_stack, read_from_stack;
27
     reg clk, rst;
28
29
     // Wires to access individual stack elements
30
     wire [stack_width-1:0] stack0,
31
                               stack1,
                               stack2,
33
                               stack3,
34
35
                               stack4,
                               stack5,
36
                               stack6,
37
                               stack7,
38
                               stack8,
                               stack9,
40
                               stack10,
41
                               stack11,
42
                               stack12,
43
                               stack13,
44
                               stack14,
45
                               stack15,
46
                               stack16,
47
                               stack17,
                               stack18,
49
                               stack19,
50
                               stack20,
51
                               stack21,
52
                               stack22,
53
                               stack23,
54
                               stack24,
55
                               stack25,
56
                               stack26,
57
                               stack27,
58
                               stack28,
59
                               stack29,
60
                               stack30,
61
```


```
stack31;
62
63
     // Assignments to access individual stack elements from the FIFO module
64
     assign stack0 = M1.stack[0];
65
     assign stack1 = M1.stack[1];
     assign stack2 = M1.stack[2];
     assign stack3 = M1.stack[3];
     assign stack4 = M1.stack[4];
69
     assign stack5 = M1.stack[5];
70
     assign stack6 = M1.stack[6];
71
     assign stack7 = M1.stack[7];
72
     assign stack8 = M1.stack[8];
73
     assign stack9 = M1.stack[9];
74
     assign stack10 = M1.stack[10];
     assign stack11 = M1.stack[11];
76
     assign stack12 = M1.stack[12];
     assign stack13 = M1.stack[13];
78
     assign stack14 = M1.stack[14];
79
     assign stack15 = M1.stack[15];
80
     assign stack16 = M1.stack[16];
81
     assign stack17 = M1.stack[17];
     assign stack18 = M1.stack[18];
83
     assign stack19 = M1.stack[19];
     assign stack20 = M1.stack[20];
85
     assign stack21 = M1.stack[21];
86
     assign stack22 = M1.stack[22];
87
     assign stack23 = M1.stack[23];
88
     assign stack24 = M1.stack[24];
     assign stack25 = M1.stack[25];
     assign stack26 = M1.stack[26];
     assign stack27 = M1.stack[27];
92
     assign stack28 = M1.stack[28];
93
     assign stack29 = M1.stack[29];
94
     assign stack30 = M1.stack[30];
95
     assign stack31 = M1.stack[31];
97
     // Instantiate the FIFO module
98
     fifo_fsm M1(Data_out,
99
              stack_full,
100
              stack_empty,
101
              Data_in,
102
              write_to_stack,
103
              read_from_stack,
104
              clk,
105
              rst);
106
107
     // Initial block for simulation setup
108
     initial begin
109
       // Dump waveform to a VCD file
110
       $dumpfile("dump.vcd");
111
```

```
$dumpvars;
112
        // Initialize clock and reset signals
113
        clk = 0;
114
       rst = 1;
115
        // Wait for a few cycles before releasing reset
        #10 rst = 0;
        // Set read and write signals for writing data into the stack
119
        read_from_stack = 0;
120
        write_to_stack = 1;
121
        Data_in = 8'd1;
122
123
        // Set new data inputs at different time intervals
124
        #10 Data_in = 8'd10;
125
        #10 Data_in = 8'd20;
126
127
        // Set read and write signals for reading data from the stack
128
        #10 write_to_stack = 0;
129
            read_from_stack = 1;
130
            Data_in = 8'd40;
131
            // Continue setting new data inputs and read/write signals
133
        #10 write_to_stack = 0;
134
            Data_in = 8'd41;
135
        #10 write_to_stack = 1;
136
            read_from_stack = 0;
137
            Data_in = 8'd42;
138
        #10 Data_in = 8'd30;
139
        #10 write_to_stack = 0;
140
            read_from_stack = 1;
141
            Data_in = 8'd25;
142
        #10 write_to_stack = 1;
143
            read_from_stack = 0;
144
            Data_in = 8'd26;
145
        #10 Data_in = 8'd27;
146
        #10 Data_in = 8'd28;
147
        #10 Data_in = 8'd29;
148
        #10 Data_in = 8'd27;
149
        #10 Data_in = 8'd28;
150
        #10 Data_in = 8'd29;
151
        #10 Data_in = 8'd27;
152
        #10 Data_in = 8'd28;
153
        #10 Data_in = 8'd29;
154
        #10 Data_in = 8'd27;
155
        #10 Data_in = 8'd38;
156
        #10 Data_in = 8'd39;
157
        #10 Data_in = 8'd37;
158
        #10 Data_in = 8'd38;
159
        #10 Data_in = 8'd39;
160
        #10 Data_in = 8'd47;
161
```

```
#10 Data_in = 8'd48;
162
        #10 Data_in = 8'd49;
163
        #10 Data_in = 8'd69;
164
        #10 Data_in = 8'd67;
165
        #10 Data_in = 8'd78;
166
        #10 Data_in = 8'd79;
167
        #10 Data_in = 8'd77;
168
        #10 Data_in = 8'd78;
169
        #10 Data_in = 8'd79;
170
        #10 Data_in = 8'd87;
171
        #10 Data_in = 8'd88;
172
        #10 Data_in = 8'd89;
173
        #10 Data_in = 8'd98;
174
        #10 Data_in = 8'd99;
175
        #10 write_to_stack = 0;
176
            read_from_stack = 1;
177
            Data_in = 8'd100;
178
        #10 Data_in = 8'd101;
179
        #10 write_to_stack = 1;
180
            read_from_stack = 0;
181
            Data_in = 8'd100;
      end
183
184
     // Toggle clock every 5 time units
185
     always #5 clk = ~clk;
186
187
     // Finish simulation after 500 time units
188
      initial #500 $finish;
189
190
   endmodule
191
```

2.3 Simulation Waveform





2.4 Schematic

