

HCS12 Instruction Reference

Instr.	Description
ABA	add accumulator B to accumulator A
ABX	add accumulator B to index reg. X
ABY	add accumulator B to index reg. Y
ADCA <i>src</i>	add with carry to A
ADCB <i>src</i>	add with carry to B
ADDA <i>src</i>	add to accumulator A
ADDB <i>src</i>	add to accumulator B
ADDD <i>src</i>	add 16-bit to D
ANDA <i>src</i>	logical AND A with memory
ANDB <i>src</i>	logical AND B with memory
ANDCC <i>#mask</i>	logical and CCR with mask
ASL <i>src</i>	arithmetic shift left memory
ASLA	arithmetic shift left A
ASLB	arithmetic shift left B
ASLD	arithmetic shift left D
ASR <i>src</i>	arithmetic shift right memory
ASRA	arithmetic shift right A
ASRB	arithmetic shift right B
BCC <i>dest</i>	branch if carry clear
BCLR <i>dest,mask</i>	clear bit(s) in memory
BCS <i>dest</i>	branch if carry set
BEQ <i>dest</i>	branch if equal
BGE <i>dest</i>	branch if >= zero
BGND	enter background debug mode
BGT <i>dest</i>	branch if > zero
BHI <i>dest</i>	branch if higher
BHS <i>dest</i>	branch if higher or same
BITA <i>src</i>	bit test A with memory
BITB <i>src</i>	bit test B with memory
BLE <i>dest</i>	branch if <= zero
BLO <i>dest</i>	branch if lower
BLS <i>dest</i>	branch if lower or same
BLT <i>dest</i>	branch if < zero
BMI <i>dest</i>	branch if minus
BNE <i>dest</i>	branch if not equal to zero
BPL <i>dest</i>	branch if plus
BRA <i>dest</i>	branch always
BRCLR <i>src,mask,dest</i>	branch if bit(s) clear
BRN <i>dest</i>	branch never

Instr.	Description
BRSET <i>src,mask,dest</i>	branch if bit(s) set
BSET <i>dest,mask</i>	set bit(s) in memory
BSR <i>dest</i>	branch to subroutine
BVC <i>dest</i>	branch if overflow clear
BVS <i>dest</i>	branch if overflow set
CALL <i>dest</i>	call subroutine in extended memory
CBA	compare accumulators A & B
CLC	clear carry
CLI	clear interrupt mask
CLR <i>dest</i>	clear memory
CLRA	clear A
CLRB	clear B
CLV	clear two's complement overflow bit
CMPA <i>src</i>	compare A with memory
CMPB <i>src</i>	compare B with memory
COM <i>dest</i>	complement memory
COMA <i>src</i>	complement A
COMB <i>src</i>	complement B
CPD <i>src</i>	compare D with memory
CPS <i>src</i>	compare stack pointer
CPX <i>src</i>	compare index reg. X
CPY <i>src</i>	compare index reg. Y
DAA	decimal adjust A
DBEQ <i>reg,dest</i>	decr. and branch if equal to zero
DBNE <i>reg,dest</i>	decr. and branch if not zero
DEC <i>dest</i>	decrement memory
DECA	decrement A
DECB	decrement B
DES	decrement stack pointer
DEX	decrement index register X
DEY	decrement index register Y
EDIV	Extn'd divide 32 by 16-bit (unsigned)
EDIVS	extended divide 32 by 16-bit (signed)
EMACS <i>src</i>	Extn'd mult. and accumulate (signed)
EMAXD <i>src</i>	max of 2 16-bit values (to D)
EMAXM <i>dest</i>	max of 2 16-bit values (to mem)
EMIND <i>src</i>	min of 2 16-bit values (to D)
EMINM <i>dest</i>	min of 2 16-bit values (to mem)
EMUL	16 by 16-bit multiply (unsigned)

Instr.	Description
EMULS	16 by 16-bit multiply (signed)
EORA <i>src</i>	exclusive-OR A with memory
EORB <i>src</i>	exclusive-OR B with memory
ETBL <i>src</i>	16-bit table lookup and interpolate
EXG <i>reg,reg</i>	exchange register contents
FDIV	16 by 16-bit fractional divide
IBEQ <i>reg,dest</i>	incr. and branch if equal to zero
IBNE <i>reg,dest</i>	incr. and branch if not equal to zero
IDIV	16 by 16-bit integer divide
IDIVS	16 by 16-bit integer divide (signed)
INC <i>dest</i>	increment memory
INCA	increment A
INCB	increment B
INS	increment stack pointer
INX	increment index register X
INY	increment index register Y
JMP <i>dest</i>	jump
JSR <i>dest</i>	jump to subroutine
LBCC <i>dest</i>	long branch if carry clear
LBCE <i>dest</i>	long branch if carry set
LBEQ <i>dest</i>	long branch if equal
LBGE <i>dest</i>	long branch if >= zero
LBGT <i>dest</i>	long branch if greater than zero
LBHI <i>dest</i>	long branch if higher
LBHS <i>dest</i>	long branch if higher or same
LBLE <i>dest</i>	long branch if <= zero
LBLO <i>dest</i>	long branch if lower
LBLS <i>dest</i>	long branch if lower or same
LBLT <i>dest</i>	long branch if less than zero
LBMI <i>dest</i>	long branch if minus
LBNE <i>dest</i>	long branch if not equal to zero
LBPL <i>dest</i>	long branch if plus
LBRA <i>dest</i>	long branch always
LBRN <i>dest</i>	long branch never
LBVC <i>dest</i>	long branch if overflow clear
LBVS <i>dest</i>	long branch if overflow set
LDAA <i>src</i>	load accumulator A
LDAB <i>src</i>	load accumulator B
LDD <i>src</i>	load accumulator D

HCS12 Instruction Reference

Instr.	Description
LDS <i>src</i>	load stack pointer
LDX <i>src</i>	load index register X
LDY <i>src</i>	load index register Y
LEAS <i>src</i>	load effective address into SP
LEAX <i>src</i>	load effective address into X
LEAY <i>src</i>	load effective address into Y
LSL <i>dest</i>	logical shift left memory
LSLA	logical shift left A
LSLB	logical shift left B
LSLD	logical shift left D
LSR <i>dest</i>	logical shift right memory
LSRA	logical shift right A
LSRB	logical shift right B
LSRD	logical shift right D
MAXA <i>src</i>	max of 2 8-bit values (to A)
MAXM <i>dest</i>	max of 2 8-bit values (to mem)
MEM	determine grade of membership
MINA <i>src</i>	min of 2 8-bit values (to A)
MINM <i>dest</i>	min of 2 8-bit values (to mem)
MOVB <i>src,dest</i>	memory to memory byte move
MOVW <i>src,dest</i>	memory to memory word move
MUL	8 by 8-bit multiply (unsigned)
NEG <i>dest</i>	negate (2's complement) memory
NEGA	negate A
NEGB	negate B
NOP	no operation
ORAA <i>src</i>	inclusive OR A with memory
ORAB <i>src</i>	inclusive OR B with memory
ORCC <i>#mask</i>	logical OR CCR with mask
PSHA	push A onto stack
PSHB	push B onto stack

Instr.	Description
PSHC	push CCR onto stack
PSHD	push D onto stack
PSHX	push index reg. X onto stack
PSHY	push index reg. Y onto stack
PULA	pull A from stack
PULB	pull B from stack
PULC	pull CCR from stack
PULD	pull D from stack
PULX	pull index reg. X from stack
PULY	pull index reg. Y from stack
REV	fuzzy logic rule evaluation
RE VW	fuzzy logic rule evaluation (weighted)
ROL <i>dest</i>	rotate left memory
ROLA	rotate left A
ROLB	rotate left B
ROR <i>dest</i>	rotate right memory
RORA	rotate right A
RORB	rotate right B
RTC	return from call
RTI	return from interrupt
RTS	return from subroutine
SBA	subtract accumulator B from A
SBCA <i>src</i>	subtract with borrow from A
SBCB <i>src</i>	subtract with borrow from B
SEC	set carry
SEI	set interrupt mask
SEV	set two's complement overflow bit
SEX <i>reg8,reg16</i>	sign extend into 16-bit register
STAA <i>dest</i>	store A to memory
STAB <i>dest</i>	store B to memory
STD <i>dest</i>	store D to memory

Instr.	Description
STOP	stop processing
STS <i>dest</i>	store stack pointer
STX <i>dest</i>	store index register X
STY <i>dest</i>	store index register Y
SUBA <i>src</i>	subtract memory from A
SUBB <i>src</i>	subtract memory from B
SUBD <i>src</i>	subtract memory from D
SWI	software interrupt
TAB	transfer A to B
TAP	transfer A to CCR
TBA	transfer B to A
TBEQ <i>reg,dest</i>	test and branch if equal to zero
TBL <i>src</i>	8-bit table lookup and interpolate
TBNE <i>reg,dest</i>	test and branch if not equal to zero
TFR <i>reg,reg</i>	transfer register to another register
TPA	transfer CCR to A
TRAP	unimplemented opcode trap
TST <i>src</i>	test memory
TSTA	test A
TSTB	test B
TSX	transfer SP to index reg. X
TSY	transfer SP to index reg. Y
TXS	transfer index reg. X to SP
TYS	transfer index reg. Y to SP
WAI	wait for interrupts
WAV	weighted average
WAVR	resume WAV
XGDX	exchange D and index reg. X
XGDY	exchange D and index reg. Y

Note: Operand field in instruction:

- src* - operand is source of data
- dest* - operand is destination
- reg* - operand is a register
- reg8* - operand is an 8-bit register

- reg16* - operand is a 16-bit register
- mask* - operand is a constant used as a mask
- blank - inherent or special addressing mode