## UNIVERSITY OF THE PUNJAB

B.S. in Computer Science First Year : Annual-2022

B.2. III Combarer	Ociciioo	
Subject: Digital Logic Design	Paper: 4-N	7

Time:	30	Min.	Marks:	15
			1213 N 2	

Subject: Digital Logic Design	1 dpost vice			
This Paper will be collected back after expir	v of time limit mentioned	above, then Subjective paper shi	all be attempted. Signature of Supdt.	:
This Paper will be collected back after expir ATTEMPT THIS PA	PER ON THIS QU	ESTION SHEET ONLY	<u>.</u>	
ALIEWIPT THISTA	LIC OIL LINE		``	

		a tirette nange ehn	If he attempted
Paper will be collected back after exp	APER ON THIS QU	ESTION SHEET ONLY	Il be attempted. Signature of Su
			× -
Q.1. Encircle the right			
1. The code where all succ	essive numbers diffe	r from their preceding nun	aber by single bit is
A) Binary code	B) Gray	C) Excess - 3	D) BCD
2. The binary code for 59	using 84-2-1 code is:		
A) 010100011	B) 01101111	C) 10111111	D) 10110011
3. Which of the following	is a universal logic	gate?	
A) OR	B) AND	C) XOR	D) NAND
4 The smallest 4-hit num		1's complement notation	s:
A) -15	B) -16	C) -7	D) -8
5. Which of the following		complementing code?	14
A) Excess-3 Code	B) 84-2-1	C) 2421	D) BCD
6. The Boolean expression	- 1 - 5	equivalent to	
A) A'+B	B) A+B'	C) A+B	D) A'+B'
A) ATD	on XY + X'Y + Y'Z i	s independent of the varial	ole:
	B) Y	C) Z	D. None of the given
A) X     The consensus term f		+ XZ' is:	
	B) XZ'	C) YZ'	D) X'YZ'
A) X'Y     Sum of all minterms	for a function F(A.B.	19.7	
	B) 1	C) A+B+C	D) ABC
A) 0     10. NAND gate output v		are	
	B) 01	C) 10	D) 11
A) 00 11. A 32x1 multiplexer	1	lines.	
	B) 5	C) 8	D) 32
A) 3 12. A Boolean function		can be written as:	
	B) A ⊕ B	C) $\Pi$ (0,2)	D) All of the given
<ul><li>A) ∑ (1,2)</li><li>13. Demultiplexer is als</li></ul>			
A) Data selector	B) Data shuff	ler C) Data distributo	r D) Data encoder
100-604-0-404-0-10-10-10-10-10-10-10-10-10-10-10-10-1			
14. A full adder logic c		C) Three inputs and three	outputs
<ul> <li>A) Two inputs and</li> <li>B) Two inputs and</li> </ul>		D) Three inputs and two	outputs
15. The inputs $J = 1$ , K	=0 for JK-flip flop w	ill result in the following o	utput after a clock pulse.
A) 0	B) 1	C) No change	D) Unpredictable

B) 1

A) 0

# 8

### UNIVERSITY OF THE PUNJAB

B.S. in Computer Science First Year: Annual-2022

Subject: Digital Logic Design Paper: 4-N

Roll No.

Time: 2 Hrs. 30 Min. Marks: 60

#### ATTEMPT THIS (SUBJECTIVE) ON THE SEPARATE ANSWER SHEET PROVIDED

NOTE: Attempt any FOUR questions. All questions carry equal marks.

Question #2 (3 each)

- a) If  $(135)_x / (17)_8 = (101)_2$ , then find x.
- b) Let A = 110101 and B = 111010, perform A-B using 2's complement.
- c) Simplify the expression A'B'C + (AB)' + BC' using identities and theorems of Boolean algebra.
- d) Write the equation for A<B to compare two 3-bit numbers A2A1A0 and B2B1B0
- e) Draw the logic circuit diagram of half adder.

#### Question #3

- a) Show the construction of a combinational circuit that increments a 4-bit number using four half adders.
- b) Design a digital circuit that accepts 3-bit number (A, B, C) at its input and produces the output M, such that M=1, iff majority of the inputs are 1.
  (10)

#### Question #4

- a) Obtain the simplified expression in SOP form for the following function using K-Map
   F (A,B,C,D) = (A + B + D').(A' + C + D).(A' + B + C).(C'+ D')
   d (A,B,C,D) = Π (2, 5, 14)
- b) Specify the truth table, output functions (in simplified form) and draw the logic circuit diagram of a 3 x 2 priority encoder. The inputs of the encoder are D<sub>2</sub>D<sub>1</sub>D<sub>0</sub> and the input with the lowest subscript is given the highest priority. The output will be 11 if all the inputs are 0.
  (8)

#### Question #5

- a) An 8 x 1 MUX has inputs A, B, C connected to selection inputs S<sub>2</sub>, S<sub>1</sub>, S<sub>0</sub> respectively. The data input I<sub>0</sub> through I<sub>7</sub> are: I<sub>0</sub> = I<sub>4</sub> = 0. I<sub>5</sub> = I<sub>6</sub> = I<sub>7</sub> = 1. I<sub>1</sub> = I<sub>2</sub> = D. I<sub>3</sub> = D'. Determine which Boolean function the given MUX implements.
- b) Draw the logic circuit diagram of JK flip flop. Also draw characteristic table, excitation table and derive characteristic equation for JK flip flop. (8)

Question # 6 (15)

Design a 3-bit synchronous counter using T flip flops, whose counting sequence is controlled by a control input x, such that:

if x = 0: 0 -> 1 -> 2 -> 3 -> 4 -> 5 -> 6 -> 7 -> Repeat (Up Counter)

if x = 1: 0 -> 3 -> 5 -> 2 -> 7 -> 1 -> Repeat