


LAB 9 Questions

1. A loadable JK Flip flop (falling edge triggered clock) with asynchronous reset and load is shown below. Write a behavioural style VHDL code, compile it and observe the output in the CPLD board.



```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity JK_FF is  
Port (reset,J,K,clk,Load,Load_input : in STD_LOGIC;  
q,qbar : out STD_LOGIC);  
end JK_FF ;
```


```
architecture Behavioral of JK_FF is  
begin
```

--to be written

```
end Behavioral;
```

```
--complete it.
end Behavioral;
```

3. Write the VHDL code for 4:2 priority encoder. Below is the truth table. Synthesize and dump the code in CPLD board and observe the output.



enable	encoder_in	binary_out
0	x x x x	0 0
1	x x x 1	0 0
	x x 1 0	0 1
	x 1 0 0	1 0
	1 0 0 0	1 1

Scanned by TapScanner

```

library ieee;
use ieee.std_logic_1164.all;

```

```

entity pri_encoder is
port (
    enable :in std_logic;
    encoder_in :in std_logic_vector (3 downto 0);
    bin_out: out std_logic_vector(1 downto 0)
);
end entity;

```

```

architecture rtl of pri_encoder is

```

```

begin

```

--to be written

```

end rtl;

```