























1 2 3 4 5 6	7 8	9	10	11	12	13	14	15 1	6 17	7
A A	Notes									A
	The FT4232H chip has 4 separa different modes at any time. Only)						
	All of the ports can be set to serious bit-bang. Only ports A and B can	ial, asynchronous bit-ban be set to MPSSE mod	ang, or synchronous de, which includes SPI,							
В	I2C, and JTAG modes. The defa for first time plug in. This cannot			۸.						В
	The FT4232H chip supports two speeds from 92 Hz to 6 MHz and			oorts						
	divisor and must be an integer: f = 12MHz / (2 * (1 +	· CD))								
	The other mode can handle spee equation below:	eds between 460 Hz a	nd 30 MHz and follows	the						
C	f = 60 MHz / (2 * (1 +	+ CD))								С
	The MOSI and MISO lines are sy GPIO pins are not.	ynchronous with the SI	PI clock. All of the other							
	3. Since the FTDI chip is powered	by 3.3V. The XLR 3.3	V_IN must be limited be	etween						
	3 to 3.5V when connections are of FTDI connections must be disable can be inserted to 3.3V_IN as lossignal integrity is observed.	led, with XLR_nShutdo	own low. An external su	pply						D
	4. If 3.3V_IN is low all DIO pins mu	ust be tri-state or low. F	Pullups are not allowed	in this state.						
	Signal integrity should always be receive volages higher than 3.3V	e observed on all pins. /_IN. All digital lines a	ONLY 5V pins and XL re based off of 3.3V_IN.	R_SHUTDOWN (can					
E	6. 5V supply is still needed for XLF	R module to receive or	transmit regardless of v	what voltage is on	3.3V_IN					E
F										F
G										G
Н										+
										J
						1 1		1	1 1	H
_κ										
						REV ECO	DESCRIPTION OF	CHANGE BY TITLE	CKD APPR DA	ATE
						APPROVALS: DESIGNED:	7/28/16	☐ XLR Dev	elopment Boa	ard -U
						DRAWN:	xx/xx/xx		Notes	
						CHECKED: ENGINEER:	XX/XX/XX DLDatwyler PMillett	PART NO.		REV.
						Digi Internat	tional Inc.	55001	864-02	A
1 2 3 4 5 6	7 8	9	10	11	12	All rights res		DO NOT SCALE DR	AWING SHEE	T 13 of13



