Lab 2 Report: Time-Multiplexed 7-Segment Displays

1 Introduction

In this lab I displayed two 7-segment displays while only using one 7-segment decoder. This is was done by time-multiplexing the two displays. With this technique, one switch is read, decoded, and shown on its corresponding 7-segment display. Then, then the second switch is read, decoded, and shown on its corresponding 7-segment display. Only one 7-segment display is on at a time. The FPGA rapidly switches between the two sets of switches and displays at a rate fasts enough to appear steady to the human eye. In addition, the sum of the two switches is displayed on the LED bar.

Figure 1, shows the result of the lab. The DIP switches on the breadboard control the left 7-segment display (closer to the top of the breadboard) and the DIP switches on the μ Mudd control the right 7-segment display (closer to the bottom of the breadboard).




Figure 1: Assembled board.

2 Design and Testing Methodology

```
Notes on pin mapping: switch 1: s1[0] = P54 \ s1[1] = P55 \ s1[2] = P53 \ s1[3] = P24 switch 2: s2[0] = P44 \ s2[1] = P49 \ s2[2] = P50 \ s2[3] = P51 display enable: on1 = P87 \ on2 = P86 clk = P88 \ reset = P60 seg[0] = a = P2 \ seg[1] = b = P1 \ seg[2] = c = P4 \ seg[3] = d = P10 \ seg[4] = e = P11 \ seg[5] = f = P3 \ seg[6] = g = P7
```

 $\rm led[0]=P28~(LSB)~led[1]=P30~led[2]=P31~led[3]=P32~led[4]=P33$ Other notes: Drop between base and emitter was measured to be 0.74-0.76 V. 0.7V approx okay. Drop between emitter and collector was 0.12-0.15V for 5.6k base resistor. 0.09V for 2.2k resistor. 0.05V for 1k resistor. Drop across 220 ohm resistors is 1V reset switch works.

2.1 Hardware

A PNP transistor (2N3906) was chosen for toggling the displays because the switch was acting on the anode. If the transistor's based voltage (V_B) is brought close to GND, the PNP would turn on. If V_B is brought close to VCC, the transistor would turn off. However, since BJT transistors are current controlled, a resistor must be placed between V_B and its signal pin. To select a value for this resistor, I first considered the largest current draw expected (I_C) .

$$I_C = (\#segments) * (I_{1segment})$$

$$I_C = (\#segments) * (\frac{Vcc - V_{led}}{R})$$

$$I_C = (\#segments) * (\frac{3.3V - 1.7V}{220\Omega})$$

$$I_C = 7 * (7.3mA)$$

$$I_C = 51mA$$

Then, I considered how much base current (I_B) I need in order to supply I_C . The transistor DC current gain (denoted β or h_{FE}) was approximated from Figure 2 to be 120. So, I_B was found to be:

$$I_B = \frac{I_C}{\beta}$$

$$I_B = \frac{51mA}{120}$$

$$I_B = 0.4mA$$

We can then find the resistor need to supply this voltage when the signal pin is pulled LOW. Because this is a silicon diode, $V_{EB} = 0.7V$. Note that R was rounded to the nearest resistor value available in the lab. This is okay because the the value of R is not critical. It simply needs to be high enough to prevent the transistor from burning out (if V_EB is too high) and low enough to allow sufficient current to light up the LEDs. If the value of the R is lower than ideal, the transistor will saturate but still function.

$$R = \frac{Vcc - V_{EB}}{I_B}$$

$$R = \frac{3.3 - 0.7}{0.4mA}$$

$$R = 6.1k\Omega$$

$$R \approx 5.6k\Omega$$

PNP transistors were also used because MOSFETs were not available.




Figure 2: DC gain of 2N3906 transistor. Image obtained from 2N3906 datasheet.

2.2 Software

7-Segment Display Truth Table												
Inputs					Ouputs							
s[3]	s[2]	s[1]	s[0]	(hex)	G	F	E	D	С	В	A	(hex)
0	0	0	0	0x0	1	0	0	0	0	0	0	0x40
0	0	0	1	0x1	1	1	1	1	0	0	1	0x79
0	0	1	0	0x2	0	1	0	0	1	0	0	0x24
0	0	1	1	0x3	0	1	1	0	0	0	0	0x30
0	1	0	0	0x4	0	0	1	1	0	0	1	0x19
0	1	0	1	0x5	0	0	1	0	0	1	0	0x12
0	1	1	0	0x6	0	0	0	0	0	1	0	0x02
0	1	1	1	0x7	1	1	1	1	0	0	0	0x78
1	0	0	0	0x8	0	0	0	0	0	0	0	0x00
1	0	0	1	0x9	0	0	1	1	0	0	0	0x18
1	0	1	0	0xA	0	0	0	1	0	0	0	0x08
1	0	1	1	0xB	0	0	0	0	0	1	1	0x03
1	1	0	0	0xC	0	1	0	0	1	1	1	0x27
1	1	0	1	0xD	0	1	0	0	0	0	1	0x21
1	1	1	0	0xE	0	0	0	0	1	1	0	0x06
1	1	1	1	0xF	0	0	0	1	1	1	0	0x0E

Table 1: Truth table for 7-Segment LED decoder

2.2.1 Simulation

The code's logic was tested in ModelSim-Altera. The following show the results of the wave simulations that were run.




Figure 3: The counter increments at every clock cycle.



Figure 4: Logic for 7-segment decoder.



Figure 5: If the reset signal is never HIGH, the control signals for toggling the 7-segment displays (on1 and on2) will not resolve to a logic level.




Figure 6: Once the reset signal is HIGH, the control signals for toggling the 7-segment displays (on1 and on2) are initialized to hard-coded starting values.




Figure 7: When on1 and on2 will swap states, s3 (the signal used for the 7-segment decoding) changes from s1 to s2 or vice versa.



Figure 8: The summation of the two input switch values (s1 and s2) is sent to the led bar (led[4:0]).

- 3 Technical Documentation
- 3.1 7-segment Displays Schematic




Figure 9: Full schematic for dual 7-segment display. Note that on1 and on2 toggle the two displays on and off. Only one or the other is on at any given time.




Figure 10: Schematic for reset button.




Figure 11: Schematic for DIP switch 1. This controls display segment 1 (left).




Figure 12: Schematic for DIP switch 2. This controls display segment 2 (right).

3.2 System Verilog Code

```
1
 2
    /* This is the main module. It selects which set of switch
       outputs to use and then decodes the number of the selected
 3
       switch. \ This \ also \ sets \ the \ clock \ that \ time-multiplexes \ the
 4
       two 7 segment outputs.
 5
 6
 7
       Author: Sherman Lam
 8
       Email: slam@q.hmc.edu
9
       Date: Sep 17, 2014
10
11
    module lab2_SL(input logic clk, reset,
12
                    input logic [3:0] s1,s2, //DIP switches
13
                    output logic on1, on2,
                                               //if on1 is pulled LOW, LED set 1 is on.
14
                    output logic [6:0] seg,
                    output logic [4:0] led); //segment states
15
16
17
       // time multiplexing
       multiplexer m1(.clk(clk), .on1(on1), .reset(reset));
18
19
20
       // the segments always have opposite states.
21
       assign on2 = "on1;
22
23
       // select the right set of switches.
24
       // on 1 \rightarrow s1 is used. on 2 \rightarrow s2 is used
       //\ \ if\ \ on 1\ \ is\ \ pulled\ \ LOW,\ \ LED\ \ set\ \ 1\ \ is\ \ on\ .
25
26
       logic [3:0] s3;
       assign s3 = on1? s2 : s1;
27
28
29
       // 7 segment decoder
30
       led7Decoder decoder(.s(s3), .seg(seg));
31
       // sum the outputs and write to LED bar
32
33
       assign led = s1 + s2;
34
35
36
   endmodule
37
38
39
    /* This module time multiplexes
40
       Author: Sherman Lam
41
42
       Email: slam@g.hmc.edu
       Date: Sep 17, 2014
43
44
45
    module multiplexer ( input logic clk, reset,
                           output logic on1);
46
       // time multiplexer for switching bewteen displays
47
48
       logic [18:0] hPeriod = 19'd333333; // 120Hz toggling
49
       logic [18:0] counter = 'b0;
50
51
       always_ff @(posedge clk, posedge reset) begin
52
          if (reset)
53
             on 1 = 1'b0:
54
          else begin
              if (counter >= hPeriod) begin
55
                 counter = b0;
56
                 on1 = "on1;
57
```

```
end
58
59
              else
60
                  //on1 = on1;
61
                  counter <= counter + 1'b1;
62
           end
63
        end
64
65
    endmodule
66
67
    /* This module decodes the switch inputs into an output for the
68
 69
        7 segment display on the development board.
 70
        s[3:0] = [sw3, \dots, sw1]
71
        seg[6:0] = [g,f, \ldots, b,a]
72
        Author:\ Sherman
73
        Email: slam@g.hmc.edu
74
75
        Date: Sep 9, 2014
76
                                                         //4 DIP switches
77
    module led7Decoder( input logic [3:0] s,
78
                            output logic [6:0] seg);
                                                         //segments in 7-seg display
79
        always_comb begin
80
           //lookup table for s-seg relationship
81
82
           case(s)
                                               // 0x0
              4'h0: seg = 7'b100_0000;
83
                                               // 0x1
84
              4'h1: seg = 7'b111_1001;
                                               // 0x2
              4'h2: seg = 7'b010_0100;
85
86
              4'h3: seg = 7'b011_0000;
                                               // 0x3
              4'h4: seg = 7'b001_1001;
                                               // 0x4
87
                                               // 0x5
 88
              4'h5: seg = 7'b001_0010;
                                               // 0x6
 89
              4'h6: seg = 7'b000_0010;
                                               // 0x7
90
              4'h7: seg = 7'b111_1000;
                                               // 0x8
              4'h8: seg = 7'b000_0000;
91
                                               // 0x9
              4'h9: seg = 7'b001_1000;
92
                                               // 0xA
              4'ha: seg = 7'b000_1000;
93
                                               // 0xB
              4'hb: seg = 7'b000_0011;
94
                                               // \theta xC
95
              4 \text{'hc}: \text{seg} = 7 \text{'b}010 \text{-} 0111;
              4'hd: seg = 7'b010_0001;
                                               // \theta xD
96
                                               // 0xE
97
              4'he: seg = 7'b000_0110;
98
              4'hf: seg = 7'b000_{-}1110;
                                               // 0xF
                                                 // default to a dash
99
              default: seg = 7'b111_1110;
100
           endcase
101
102
        end
103
    endmodule
```

4 Results and Discussion

The system works as expected. The number set by the DIP switches on the breadboard is displayed on the left 7-segment display. The number set by the DIP switches on the μ Mudd is displayed on the right 7-segment display. The FPGA flashes both displays at 60Hz. This flashing is unnoticeable when viewed by the human eye. Since each display is operating at 50% duty cycle, the intensity of the display is about half that of a display being held on (100% duty cycle). In addition, when the reset button is pressed, display 1 (left) turns on and display 2 (right) turns off. This states is held until the reset button is released.

5 Conclusion

5.1 Time Spent

Programming, Simulating 2.5hrs

Breadboarding 2hrs

Writing Report 3hrs

Total Time Spent 7.5hrs

5.2 Suggestions for lab

The current lab asks the student to use the DIP switches on the μ Mudd in addition to 4 wires to control the two 7-segment displays. However, many people were asking if 4 wires meant an extra set of DIP switch. The instructions seem confusing in regards to this detail. Unless the lab's goal is to purposefully give semi-ambiguous instructions in order to force students to think (channeling E80, eh?), I would suggest explicitly give instructions to use a second set of DIP switches.