1. The class cluster consists of eight nodes and fifteen Xeon Phi accelerator boards. Based on an online search for information on these systems, what do you think is the theoretical peak flop rate (double-precision floating point operations per second)? Show how you computed this, and give URLs for where you got the parameters in your calculation. (We will return to this question again after we cover some computer architecture.)

According to the Intel calculations, the theoretical peak flop rate for a single Xeon Phi 5110p coprocessor is, $16 \text{ FLOPS/clock} \times 60 \text{ cores} \times 1.053 \text{ GHz} = 1010.88 \text{ GF/s}.$

16 FLOPS/clock comes from a 512-bit wide Vector Processing Unit. That is 8 double precision FMA operations which amounts to 16 double precision instructions per clock cycle. ²

According to the Intel spec,³ the peak flop rate for the Intel Xeon E5-2620 v3 processors is 120GF/s.

We have 15 Xeon Phis and 8*12 Intel Xeon E5-2620 v3 processors leading to a, 1010.88*15+96*120=26.68 TF/s of total theoretical peak flop rate.

2. What is the approximate theoretical peak flop rate for your own machine?

I have a Mid 2014 Retina MacBook Pro. It has a Intel Core i5-4278U processor with a base frequency of 2.6 GHz and two cores. The flop rate is then 2 * 2.6 = 5.2 GF/s.

- 3. Suppose there are t tasks that can be executed in a pipeline with p stages. What is the speedup over serial execution of the same tasks?
- 4. Consider the following list of tasks (assume they can't be pipelined):

```
compile GCC (1 hr)
compile OpenMPI (0.5 hr) - depends on GCC
compile OpenBLAS (0.25 hr) - depends on GCC
compile LAPACK (0.5 hr) - depends on GCC and OpenBLAS
compile application (0.5 hr) - depends on GCC, OpenMPI, OpenBLAS, LAPACK
```

What is the minimum serial time between starting to compile and having a compiled application? What is the minimum parallel time given an arbitrary number of processors?

5. Clone the memberch repository from GitHub:

```
git clone git@github.com:cornell-cs5220-f15/membench.git
```

On your own machine, build 'membench' and generate the associated plots; for many of you, this should be as simple as typing 'make' at the terminal (though I assume you have Python with pandas and Matplotlib installed; see also the note about Clang and OpenMP in the leading comments of the Makefile). Look at the output file timings-heat.pdf; what can you tell about the cache architecture on your machine from the plot?

 $^{^{1}} https://www-ssl.intel.com/content/www/us/en/benchmarks/server/xeon-phi/xeon-phi-theoretical-maximums.html$

²http://www.training.prace-ri.eu/uploads/tx_pracetmo/MIC_Intro_Architecture.pdf

³http://download.intel.com/support/processors/xeon/sb/xeon_E5-2600.pdf

6. From the cloned repository, check out the totient branch:

```
git checkout totient
```

You may need to move generated files out of the way to do this. If you prefer, you can also look at the files on GitHub. Either way, repeat the exercise of problem 5. What can you tell about the cache architecture of the totient nodes?

- 7. Implement the following three methods of computing the centroid of a million two-dimensional coordinates (double precision). Time and determine which is faster:
 - (a) Store an array of (x,y) coordinates; loop i and simultaneously sum the xi and yi
 - (b) Store an array of (x,y) coordinates; loop i and sum the xi, then sum the yi in a separate loop
 - (c) Store the xi in one array, the yi in a second array. Sum the xi, then sum the yi.

I recommend doing this on the class cluster using the Intel compiler. To do this, run "module load cs5220" and run (e.g.)

```
icc -o centroid centroid.c
```