




Type of FF	Input	Q = 0		Q = 1		Rules for forming input map from next state map	
		Q* = 0	Q* = 1	Q* = 0	Q* = 1		
D	D	0	1	0	1	No change	No change
T	T	0	1	1	0	No change	Complement
S-R	S	0	1	0	X	No change	Replace 1's with X's
	R	X	0	1	0	Replace 0's with X's Replace 1's with 0's	Complement
J-K	J	0	1	X	X	No change	Fill in with X's
	K	X	X	1	0	Fill in with X's	Complement

Type	Q*
D Flip-Flop	D
S-R Flip-Flop	S + R'Q
J-K Flip-Flop	JQ' + K'Q
T Flip-Flop	TQ' + T'Q
D-CE Flip-Flop	D(CE) + Q(CE)'



## Programmable Logic Arrays


### Example

- $F_1(A,B,C,D) = \sum m(2,3,5,7,8,9,10,11,13,15)$
- $F_2(A,B,C,D) = \sum m(2,3,5,6,7,10,11,14,15)$
- $F_3(A,B,C,D) = \sum m(6,7,8,9,13,14,15)$

### Minimize using K-map

- $F_1 = A'BD + ABD + AB'C' + B'C$
- $F_2 = C + A'BD$
- $F_3 = BC + AB'C' + ABD$

	A	B	C	D	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>
A'BD	0	1	—	1	1	1	0
ABD	1	1	—	1	1	0	1
AB'C'	1	0	0	—	1	0	1
B'C	—	0	1	—	1	0	0
C	—	—	1	—	0	1	1
BC	—	1	1	—	0	0	1



Mealy: Output depends on state + input.

Moore: Output depends on state only.


Q	Q*	D	Q	Q*	T	Q	Q*	S	R	Q	Q*	J	K
0	0	0	0	0	0	0	0	0	X	0	0	0	X
0	1	1	0	1	1	0	1	1	0	0	1	1	X
1	0	0	1	0	1	1	0	0	1	1	0	X	1
1	1	1	1	1	0	1	1	X	0	1	1	X	0

### Setup time

- The amount of time that D must be stable before the active edge


### Hold time

- The amount of time that D must hold the same value after the active edge



## Completely Specified state graph.

- OR** together all input labels on arcs emanating from a state, the result can reduce to 1
  - Cover all conditions:  $F + F'R + F'R' = F + F' = 1$
- AND** together any pair of input labels on arcs emanating from a state, the result can reduce to 0
  - Only one arc is valid:  $F \cdot F'R = 0, F \cdot F'R' = 0, F'R \cdot F'R' = 0$




## State Assignment

### Guidelines

- No guarantee a minimum solution
- Work for D & J-K flip-flops, not for T and S-R flip-flops

### Adjacent assignments

- For a given input, states with the same next state ( $S_0$  and  $S_1$ )
- States which are next states of the same state ( $S_4$  and  $S_5$ )
- States which have the same output ( $S_6$  and  $S_7$ )
  - Place 1's together on the output maps



## Equivalent States

### Definition

- $N_1, N_2$ ; sequential circuits (not necessarily different)
- $\underline{X}$ : a sequence of inputs of arbitrary length
- Then, state  $p$  in  $N_1 \equiv$  state  $q$  in  $N_2$  if and only if  $\lambda_1(p, \underline{X}) = \lambda_2(q, \underline{X})$  for every possible input sequence  $\underline{X}$ 
  - $\lambda$ : output
- Difficult to check the equivalence using this definition!
  - Infinite number of input sequences

### Theorem

- Two states  $p$  and  $q$  of a sequential circuit are equivalent if and only if for every single input  $X$ , the outputs are the same and the next states are equivalent, i.e.,  $\lambda(p, X) = \lambda(q, X)$  and  $\delta(p, X) \equiv \delta(q, X)$ 
  - $\delta$ : next state
  - Note that the next state do not have to be equal, just equivalent

## Equivalent Sequential circuits

### Definition

- Two sequential circuits are equivalent:  $N_1 \equiv N_2$  if
  - For each state  $p$  in  $N_1$ , there is a state  $q$  in  $N_2$  such that  $p \equiv q$
  - For each state  $s$  in  $N_2$ , there is a state  $t$  in  $N_1$  such that  $s \equiv t$


	A	B	C	D	E	F	G
B	X	X					
C	X	X					
D	C-E	X					
E	X	X	A-D	X			
F	X	X	X	X	X		
G	X	X	X	X	X	X	
H	X	X	X	X	X	X	X

	A	B	C	D
S <sub>0</sub>	X	C-S <sub>3</sub> D-S <sub>1</sub>	A-S <sub>3</sub> C-S <sub>1</sub>	X
S <sub>1</sub>	B-S <sub>3</sub> A-S <sub>0</sub>	X	X	C-S <sub>3</sub> B-S <sub>0</sub>
S <sub>2</sub>	B-S <sub>0</sub> A-S <sub>2</sub>	X	X	C-S <sub>0</sub> B-S <sub>2</sub>
S <sub>3</sub>	X	B-S <sub>2</sub> D-S <sub>3</sub>	A-S <sub>2</sub> C-S <sub>2</sub>	X

$A \equiv S_2$   
 $B \equiv S_0$   
 $C \equiv S_3$   
 $D \equiv S_1$   
 $\Rightarrow N_1 \equiv N_2$

### One-hot state assignment: One flip-flop for each state

- Example: 3 flip-flops for 3 states ( $Q_0Q_1Q_2$ )
  - $S_0 = 100, S_1 = 010, S_2 = 001$
- Write next-state and output (Z) equations directly by inspecting the state graph
  - $Q_0^+ = F'R'Q_0 + F'RQ_1 + FQ_2$
  - $Q_1^+ = F'R'Q_1 + F'RQ_2 + FQ_0$
  - $Q_2^+ = F'R'Q_2 + F'RQ_0 + FQ_1$
  - $Z = Z_0Q_0 + Z_1Q_1 + Z_2Q_2$



## Summary

### First Half

- [1] Number Systems and Conversion
- [2] Boolean Algebra
- [3] Boolean Algebra (Continued)
- [4] Applications of Boolean Algebra
- [5] Karnaugh Maps
- [6] Quine-McCluskey Method
- [7] Multi-Level Gate Circuits
- [8] Combinational Circuit Design

### Second Half

- [9] Multiplexers, Decoders, and Programmable Logic Devices
- [11] Latches and Flip-Flops
- [12] Registers and Counters
- [13] Analysis of Clocked Sequential Circuits
- [14] Derivation of State Graphs and Tables
- [15] Reduction of State Tables
- [16] Sequential Circuit Design