
Micro . Computer System Lab. Introduction





Outline

- From Diode to Micro Computer System
 - Technologies briefing
- Micro Computer System Basics


From Diode to Micro Computer System Approximate model


■ Diode switch






- Transistor switch
 - npn BJT







- **■** Transistor switch (Cont.)
 - Inverter



Xi	Xo
0	1(+V)
1(+V)	0



- **■** Combinational logic design
 - Half adder



A	В	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


AB	0	1	
0	0	(1)	
1	1	0	
			S

$$S=A\oplus B$$

AB	0	1	
0	0	0	
1	0	1	
			•

$$C=A \cdot B$$

- Combinational logic design
 - Half adder (Cont.)



- Combinational logic design
 - Arithmetic and logic units (ALUs)





Figure 1. Pentium block diagram.


- Combinational logic design
 - Flip-flop



R	S	Q_{n+1}
0	0	\mathbf{Q}_{n}
0	1	1
1	0	0
1	1	X

- **■** Combinational logic design
 - Memory
 - Register, cache, RAM, ...

- **■** Processor
 - CPU, Microprocessor







- Processor vs. computer
 - Micro computer, mini computer, mainframe, super computer, ...
- Computer vs. controller
 - integrated circuit semiconductor chip that performs the bulk of the processing and controls the parts of a system; "a <u>microprocessor</u> functions as the central processing unit of a microcomputer"; "a disk drive contains a microprocessor to handle the internal functions of the drive"
 - A microprocessor on a single integrated circuit intended to operate as an embedded system. As well as a CPU, a <u>microcontroller</u> typically includes small amounts of RAM and PROM and timers and I/O ports (single chip computer)

■ Micro processor ⇒ Micro computer


system




■ Micro processor ⇒ Micro computer system (Cont.)



■ USB controller (special purpose micro controller)




- Microcontroller
 - Data sheet of the chip
 - Evaluation board and layout
 - Source code of the driver





Micro Computer System Basics (Cont.)




Review

- Diode (on-off circuit)
- Transistor (gate circuit)
- Logic gate
- Combination logic
- ALU
- Memory (Flip-flop)
- CPU(processor) (micro, mini, super)
 - Pentium
- Computer (micro, mini, super)
 - PC
- Single chip computer (controller)
 - 8051


8051 introduction

- Let's review computer architecture first
 - 4 bits ALU



_	
OP code	
0000	+
0001	ı
0010	X
0011	/
0100	DCL
0101	MOV

■ With memory



Clock rate

 The fundamental rate in cycles per second at which a computer performs its most basic operations such as adding two numbers or transferring a value from one register to another

Machine cycle

- The four steps which the CPU carries out for each machine language instruction: fetch, decode, execute, and store. These steps are performed by the control unit, and may be fixed in the logic of the CPU or may be programmed as microcode which is itself usually fixed (in ROM) but may be (partially) modifiable (stored in RAM)

■ A=5+2-3; (C language)

DCL A

DCL B

MOV B 5

ADD B 2

SUB B 3

MOV A B (assemble language)

4 00H


4 10H

5 15H


0 12H

1 13H

5 01H (machine code)





- Machine cycle
 - One machine cycle
 - fetch, decode, execute, and store
 - To improve the efficiency of instruction execution (pipeline)
- Reduce the number of pins
 - Multiplexer



- What else of CPU functions (pins)?
 - IO control pins
 - Interrupt
 - Timer
 - Counter
 - ...
 - Memory control pins
 - Selector
 - ...
 - Power control pins
 - ...
 - ...

```
(T2) P1.0 [
                               40 Vcc
(T2EX) P1.1 □ 2
                               39 PO.O (ADO)
      P1.2 3
                               38 PO.1 (AD1)
      P1.3 4
                               37 PO.2 (AD2)
      P1.4 5
                               36 PO.3 (AD3)
      P1.5 ☐ 6
                               35 PO.4 (AD4)
      P1.6 07
                               34 PO.5 (AD5)
                               33 PO.6 (AD6)
      P1.7 08
  RST/VPD 9
                               32 PO.7 (AD7)
                8051/8052
                               31 D EA
(RXD) P3.0 □ 10
                8751/8752
 (TXD) P3.1 ☐ 11
                8031/8032
                              29 PSEN
(INTO) P3.2
(INT1) P3.3 □ 13
                               28 P2.7 (A15)
                               27 P2.6 (A14)
  (TO) P3.4 □ 14
  (T1) P3.5 ☐ 15
                               26 P2.5 (A13)
 (WR) P3.6 □ 16
                               25 P2.4 (A12)
 (RD) P3.7 17
                               24 P2.3 (A11)
     XTAL2 18
                               23 P2.2 (A10)
     XTAL1 [ 19
                               22 P2.1 (A9)
      Vss □ 20
                               21 P2.0 (A8)
```





Pin Name	Description
Vcc (40)	Supply voltage
Vss (20)	Circuit ground
XTAL1 (19)	Input to the inverting oscillator (3.58MHz, 6MHz, 11.059MHz, 12MHz) amplifier.
XTAL2 (18)	Output from the inverting oscillator amplifier
RST (9)	Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.
EA/Vpp (31)	 EA=low, access external program memory EA=high, access internal program memory This pin also receives the programming supply voltage (Vpp) during programming of the EPROM parts.

Pin Name	Description
/PSEN (29)	 Program Store Enable is the read strobe to external program memory. /PSEN is activated twice each machine cycle when the 8051 is executing code from external memory, except that two /PSEN activations are skipped during each access to external data memory
ALE/PROG (30)	 Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input during programming of the EPROM parts.
Port 0 P0.0~P0.7 (32~39)	 Port 0 is an 8-bit open drain bi-directional I/O port. As an output port each pin can sink 8 LS TTL inputs. Having 1's written makes P0 float, and in that state P0 can be used as high-impedance inputs. Multiplexed low-order address and data bus during accesses to the external program and data memory. Port 0 receives the code bytes during programming of EPROM parts.

Pin Name	Description
Port 2 P2.0~P2.7 (21~28)	1.Port 2 is an 8-bit bi-directional I/O port with internal pullups. 2.Port 2 output buffers can sink/source 4 LS TTL inputs. 3.Having 1's written makes Port 2 pulled high by the internal pullups, and in that state Port 2 can be used as inputs. 4.Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). 5.Port 2 receives the high-order address bits during programming of the EPROM parts.

Pin Name Description	Pin Name
Port 3 P3.0~P3.7 (10~17) Port 3 P3.1: TXD (serial output port) b. P3.1: TXD (serial output port) c. P3.2: /INT0 (external interrupt 0) d. P3.3: /INT1 (external interrupt 1) e. P3.4: T0 (Timer 0 external input) g. P3.6: /WR (external data memory write strobe) h. P3.7: /RD (external data memory read strobe)	Port 3 P3.0~P3.7