低功耗SRAM电路的设计技术研究

在现代高性能处理器中，SRAM 所占芯片的面积已经超过80%。

位线的动态功耗是整个SRAM中耗电最大的部分。

【1】中国信息通信研究院，移动智能终端暨智能硬件白皮书

【2】关立军 基于28nm工艺低电压SRAM单元电路设计

【3】冯海玉．中国集成电路市场的结构性分析

【4】Zhang K．Embedded memories for nano-scale VLSIs

【5】Gordon E．Moore．The microprocessor：engine of the technology revolution[J]．

【6】S．Narendra，V De，S．Borkar,et a1．Full．chip subthreshold leakage power prediction and reduction techniques for sub．0．18．n m CMOS[J]．

V De and S．Berkar．Technology and design challenges for Iow power and high performance fmicroprocessors][C

【7】T．D．Burd and R．w．Brodersen．Design issues for Dynamic Voltage Scaling[C]．Low Power Electronics and Design,2000

【8】Zhai Be．D．Blaauw,D．Sylvester,et a1．The limit of dynamic volmge scaling and insomniac dynamic volmge scaling[J]．very Large Scale Integration(VLSI)Systems，IEEE Transactions on，2005，13(1l、：1239—1252．

【9】T．Burd，T'Pering，A．Stratakos，et a1．A dynamic voltage scaled microprocessor systemiC]．Solid—State Circuits Conference，2000．Digest of Technical Papers．ISSCC．2000 IEEE International，2000，294—295，466．

【10】Cho Youngjin，Kim Younghyun，Joo Yongsoo，et a1．Simultaneous optimization ofbattery-aware voltage regulator scheduling with dynamic voltage and frequency scaling[C]．Low Power Electronics and Design(ISLPED)，2008 ACM／IEEE Intemational Symposium on，2008，309—3 1 4．

【11】Jeabin Lee, Byeong-Gyu Nam and Hoi-Jun Yoo， Dynamic Voltage and Frequency Scaling (DVFS) Scheme for Multi-Domains Power Management