
Project 1: MS3 & MS4: Pipelined Datapath for all RV-32I Instructions

Mina Ashraf Gamil 900182973 Sherif Hisham Gabr 900183120

# Report

### - Final Datapath:



# - Design Decisions:

- The datapath is now pipelined. All relevant wires of the instruction are propagated with the instruction to five stages: IF, ID, EX, MEM, WB. Each stage performs different tasks. Its main purpose is to increase instruction throughput by executing several instructions simultaneously in different stages.
- Since we are now working with a pipeline, the write back stage should write its data to the corresponding register to its instruction; in order to achieve this, the

- destination register as well as the WB controls are propagated along the pipeline till the end.
- A single-ported memory module is implemented, which contains the instructions and any data the program requires. A single-ported memory introduces structural hazards because the memory module is accessed while fetching instructions (IF stage) and while reading/storing data (MEM stage). To eliminate the structural hazard, the fetching of instructions is to be done on a slower clock. The slower clock has twice the period of the normal clock, so fetching occurs every 2 normal clock cycles. In that case, there is a maximum of 3 instructions simultaneously in the pipeline, which also means that now two instructions will access the memory at the same instance.

The input address to the memory is a MUX that selects the PC when the slow clock is one and selects the address computed from instruction when the slow clock is 0. The memory has 2 outputs, which are the instruction and the data. When fetching the instruction, it will output the instruction otherwise it will output NOP. Likewise, when reading data, it will output the data otherwise it will output 0. It depends on clock slow and MemRead respectively and both are never 1 at the same time.

Forwarding is used to eliminate data hazards between successive instructions.
 Since fetching is done every 2 clock cycles. Forwarding occurs only if the
 preceding instruction writes to a register being used in the current instruction.
 The preceding instruction will be in the WB stage by the time the current
 instruction is in EX stage. Therefore the condition to forward:

```
MEM/WB.rd != 0 &&
MEM/WB.RegWrite &&
(ID/EX.rs1 == MEM/WB.rd || ID/EX.rs2 == MEM/WB.rd)
```

The forwarding selects the inputs to the ALU and propagates the value to be stored in memory. If the condition to forward is true, then one of the inputs to the ALU will be write\_data of the preceding instruction depending on rs1 and rs2 (ForwardA or ForwardB, respectively).


• Flushing is used to eliminate control hazards caused by branch and JAL/JALR instructions. The outcome of a branch instruction is decided in the MEM stage, which means that one instruction will be fetched already and in the ID stage. So if the branch turns out to be taken, then it must be flushed. Therefore, the Hazard Control Unit takes as input the PC selection and if the PC selection is anything but PC+4 (00), then a flag is set to flush the instruction. Flushing the instruction simply means setting all their control lines to 0. Therefore, a MUX is used to select between the instruction's control lines and 0 depending on the flag outputted by the Hazard Control Unit. The output of this MUX is sent to the next stage in the pipeline. Also note that, JAL/JALR instructions are the same as branch instructions, however, it is known that it is always taken, therefore it always flushes the instruction.

 ECALL is used as a terminating instruction, where it halts the PC from being updated. Its main purpose is to be used at the end of any program to stop the PC from fetching even after there are no more instructions. When an ECALL instruction is executed, it is determined in the ID stage and sets the PC load to 0 which means the PC cannot be updated anymore.

# Testing and simulation of all instructions

**Note:** all testing programs written here are traced with the correct values that should appear if the program was executed correctly. All the following screenshots show 100% match between the expected results and the actual output of the simulation which proves that the processor is functioning as expected. Corner test case that include forwarding, hazard handling, flushing, multiple branches, double data hazards, and much more were tested, and they are all working fine.

#### Load and store instructions



```
sb x9, 120(x0)  #forwarding

lb x10, 120(x0)

addi x11, x0, 20

lh x12, 100(x11)  #forwarding

# FINAL VALUES

# x1  ---> -1412567144

# x2  ---> -4200

# x3  ---> -104

# x4  ---> 152

# x5  ---> 61336

# x6  ---> -1412567144

# x7  ---> 20

# x8  ---> 20


# x9  ---> 14

# x10  ---> 14

# x10  ---> 14

# x10  ---> 14
```

# **ALU operations 1**




# Alu operations 2



```
x1, x0, 25 \#x1 = 00000000 00000000 00000000 00011001 => 25
sll x3, x3, x4 #x3 = 00000000 00000000 00000000 00011000 => 24
srl x1, x1, x4 #x1 = 00000000 00000000 00000000 00001100 => 12
addi
sra x5, x5, x4  #x5 = 111111111 11111111 11111111 11111110 => −2
xor x4, x4, x2 #x4 = 00000000 00000000 00000000 011111110 => 126
and x3, x1, x3 \#x3 = 00000000 00000000 00000000 00001000 => 8
add x1, x5, x1 #x1 = 00000000 00000000 00000000 00001010 => 10
sub x2, x2, x5  #x2 = 00000000_00000000_00000000_10000001 => 129
ecall
```

# Alu operations 3




```
#SLT instructions (with hazards)
slti
addi
slt
sltu
addi
sltiu x6, x3, 4 \#x6 = 00000000 00000000 00000000 => 0 (forwarding)
ecall
#FINAL VALUES
```

# **Branch if Equal testing**


top_n	module_behav.wcfg*																										- 0	A ×
图	图		164.600 ms																	^								
3	Name	Value		20 ns .	40 ms .	60 ns	00 ns	100 ns.	[120 ns .	114	0 ns .	[1.60	ns.	[180 ns		200 ns .	12:	20 ns .	1240	ns.	1260	ns .	12.0	o ns.	1300	ns.	[320 n	
0	1 dk	0							-										-									
0	le reset	0																										
87	■ ¥ pc[31:0]	12			0			4		0	X 1		16		24	$\rightarrow$						28						
		00000033			00000033			00 (00 (00	1000 X 80200	00000	(00200)	00000	(00200)(01	0000 (401	10 ( 000	00000	0000	00000	00000	(0000D)	00000	00000	00000	00000	00000	(00000)	00000	(000
			00,00,00,3	8,00,20,00,93,0	0,20,01,13,00,	20,86,63,00,20	,80,63,00,11,0	,33,40,11,01,	13,00,00,0	0,73,00	,301,301,301	, 300, 300	100,100,100,1	01,101,101,	x,xx,xx	00,100,100,100	,300,100	,101,101,101,	100	,101,101,101,	,00,000	(,)0(,)0(,)	ox,xxx,x	00,100,100	300,300	00,100,100,	101,101	,1023
		0,2,0,0,0		0,0,0	0,0,0,0,0,0,0,	0,0,0,0,0,0,0	,0,0,0,0,0,0,0,0	0,0,0,0,0,0,0,	. 0		0,2	2,0,0,0	.00)			0,2,	,0,0,	0,0,0,0,0,0	0,d,o,	0,0,0,0,0	0,0,0,	0,0,0,0,	0,0,0,	0,0,0,0,	0			
1000		00000000							=				0000000															
	write_data[31:0]	0				0					2 (	9	2	0 1	6 ( 0	20	$\Box$	0		32	ø	32	0	32	9	32		3:2
학	■ W output_exa_2(31:0)	0					0						X_	* )( 0		0		X					0					
of l	in forwardA	0																										
E.	le forwardB	0																										
-F	le load	1																										
		008			000			031 0	133 ( 031	(033	X 031 X	008		03	1		200	031	200	( 031 X	200	031	200	031	200	( 031 X	200 )	031
14	■ Minew_controls[9:0]	800			990			( 031 )( 0	031	033	( 031 X	008	031	000	03	1	200	031	000	( 031 X	200	031	000	031	200	(031 )	000 X	031
SI																												
100																												

#BEQ instruction

### **BNE**



# **BLT**



#BLT instruction

```
addi x1, x0, 2  #x1 = 0010 => 2

addi x2, x0, 4  #x2 = 0100 => 4

blt x1, x2, jump  #branch is taken (forwarding)

add x1, x1, x2  #x1 = 0110 => 6 (flush instructions)

add x2, x0, x1  #x2 = 0110 => 6 (forwarding)

jump:

sub x3, x2, x1  #x3 = 0000 => 2 (if branch taken)

# = 0010 => 0 (if branch not taken)

ecall


#FINAL VALUES

# x1 ---> 2

# x2 ---> 4

# x3 ---> 2
```

### **BGE**




```
#BGE instruction

addi x1, x0, 2  #x1 = 0010 => 2

addi x2, x0, 4  #x2 = 0100 => 4
```

# **BLTU**



#BLTU instruction

```
addi x1, x0, -4  #x1 = 1100 => -4

addi x2, x0, 4  #x2 = 0100 => 4

bltu x2, x1, jump  #branch is taken (forwarding)

add x1, x1, x2  #x1 = 0000 => 0 (flush instructions)

add x2, x0, x1  #x2 = 0000 => 0 (forwarding)

jump:

sub x3, x2, x1  #x3 = 1000 => 8 (if branch taken)

# = 0000 => 0 (if branch not taken)

ecall


#FINAL VALUES

# x1 ---> -4

# x2 ---> 4

# x3 ---> 8
```

#### **BGEU**



```
#BGEU instruction


addi x1, x0, -4  #x1 = 1100 => -4

addi x2, x0, 2  #x2 = 0010 => 2

addi x3, x0, 0  #x3 = 0000 => 0
```

```
bgeu x1, x2, jump
                   #branch is taken (forwarding)
add x1, x1, x2
add x2, x0, x1 \#x2 = 1110 => -2 (forwarding)
jump
bgeu x3, x1, jump
add x0, x0, x0
ecall
#FINAL VALUES
```


### Fence ebreak ecall



```
addi x1, x0, 2
fence 1, 1
add x1, x1, x1
ebreak
add x1, x1, x1
ecall
addi x2, x0, 4

# FINAL VALUES
# x1 ---> 8
# x2 ---> 0
```

# Jalr and jal



```
#JAL isntruction

addi x1, x0, 4

jal x2, jump

add x0, x0, x0

add x1, x1, x1

ecall
```

```
add x0, x0, x0

jump:

add x1, x1, x1

jalr x3, x2, 4

add x0, x0, x0


# FINAL VALUES

# x1 ---> 16

# x2 ---> 12

# x3 ---> 36
```

# **LUI and AUIPC**




#### FPGA testing:


There was a mismatch between the simulation and the fpga synthesis testing. We have contacted Dr. Cherif and he sent this article

#### https://zipcpu.com/blog/2018/08/04/sim-mismatch.html

it explained that there might be a lot of causes for this error including the mismatching clocks. Since we use a manual input to advance the clock, we concluded that this might be the source of the error as the article suggests. It is worth noting that all supported instructions work 100% correct in the simulation.


We wrote a very simple program to show results on the FPGA






Here you can notice the SSD is displaying 17, this is the immediate value that is fed to the second input of the ALU.

ssdSel was 0111 which selects immGenOut which is 17.



This is the write data of the Load word instruction,

ssdSel is 1011 which gets the write data of the Load word after 4 cycles from being fetched. It is showing 17 which proves that storing and loading are also working here.



#### Immediate of store and load

This is the immediate offset of the store word instruction showing 112. SSDsel is 0111 which selects the immediate genout.

Branching didn't work on the FPGA due to the mismatch; however, they are all working fine on the simulation as shown above in the screenshots with the testing programs.