hapter A

The Processor "

Exercise Solve.

Anos The control signal ALUMAX can control Mux. The output of the register tile is salested at the ALU input and the immediate from the instruction world is salested by I (Imm) as the second input to ALU as AN x Rd, Rg, Rt,

Réplirite mambread ALUMAX membrite ALUOP Régmon Branch

Reg Muse in the control signal that controls the mox of the Data input to the originater file.

Anose The breamen ould produces the date memory as an import. This output is not used where the breamen add, second the readpure register produces no output.

A-12:
And The Branch add paradecess that does not perdorent
a unstill function for this Instruction. It writers the
part of the register.

agosol of trospromps?

Ano: The given instruction memory, both registers road points, the ALV to, add Rd, and RG, data memory, and write point in Registers.

Ano: The instruction can be implemented using existing

Anos The instruction can be implemented without adding new control ognal. It only required control lugic.

Anos The latency of this path \$100po+ 200po+ 30po+
120po + 360po+ 80po= 1130po

The oreiginal clock cycle time without improvement in 1130.

New cretical path = 100+100+30+420+200+350+100

New critical path = 100+100+30+420+200+350+100 = 1600. The new clock cycle time with the improvement to 1600ps.

Anns Gpad up = old clock cycle time 1130 = 0.83 which means this advally have a shouldown. 4.3.38 And Without improvement the total cost, 1000 + 30+10+120 + 200 + 2000 + 900 = 3860 with improvement the total cost, 1000+30+ 10+700+200+2000+500 = 440 Instruction executed with improvement = 98% (5% Lewerz Instruction) Pereforemance reatio (Instructed x class cycle there) $= \frac{3860}{(1 \times 1160)} = 3.27$ Personne ratio 0.95×1600 = 2.929 Relative cont: 4400 = 1.15.

Cont personmance = 1,15/0.83 = 1.39.

Anse The data numery is used by his and sw Instructions, so 25% + 10% = 35%

Anos The sign extend circuit is actually comparing a mostle in every cycle, but the output is aground for ADD and not operations.

Now, 20% +25% + 25% +10% = 80%.

-p4.7.1:

Ango

sign extend	Jump shift led 2.
001010000000000000000	0001010000000000000101000

-×4.7.28

Anos

ALVOP [1-0]	Instruction [50-0]
00	010100

Anse fore each max, the revel of this data output during the execution of this instruction and there

ræglotere values.

TWR Reg MUX	ALUMOX	MEM/ALU Mose	Branch mux	Jump Max
2017 0	20	~	PC+9	PC+A

Anne fore the ALU and the two add units, so their data Anne ralues,

ALU	add (PC+9)	Add (Bronch)
-3 and 20	PC and 4	PC+1, 20×9

rd de ex soi

Anos requence of instruction,

ore rel, rel, red
ore rel, rel, re2

Here, RAW on R1 Irom 91 to 12 and 13 RAW on R2 from 92 to 93, WAR on R2 from 92 to 93, WAR on R2 from 91 to 98. WAR on R1 from 92 to 98.

Ans: The sequence of emphasion taken 7 cycles fore execution, (7+4) × 180 ps = 11 × 180 = 1980 ps The total execution time with forwarding 95 7x240 = 1680 the speed up because forewarding will be 1.18 as perc the total exe.

Anno Sw 16, 12 (16) la 16, 8 (16) bear 115, 119, lb1 add RE, rel, re4 SH +15, +16, +14

IF-JD-Ex-MEM-WB IE-ID-EX-WEW-MB IF - ID - Exe - MEM - NB -- -- IT - ID-8

and the second

Total cycle 11. We connut NOPs to the code to els minde this hazard - NOPs need to be teach just like any other instruction. Bo, structural hazard an a deta parared must be addressed.

ante ca no gradiante de conti Anos This change only saves one cycle in an entire execution without data hazard

Instruction executed = 5.

With 5 ologes, 1+5=9 cycles aycles with 4 stages, 3+5=8.


Anos The opened up achieved on the coke of branch ordcomes are determined in the ID otage, relative to the execution. where the broach outcomes are determined in the ID dogs, each breakh only causes one stall cycle Instr. executed = 5, branches executed = 4 cycles with branches on Exc = 4+5+ (1×2) = 0+2=11.

Cycle with breamen in ID, 4+5+ (1x)=10

Speed UP I 1001 21.10 pyorks with channel itou out your

A. 10.48 horables son alles for the Botage and the A stage pipeline is already computed. The dock cycle time is equal to the latency of the longost latency JF=200pg, JD=120pg, EXE=150pg, MEM=190pg

WB= 100 ps.



Execution fine = 11×200 ps

cycle with breanch in MEM = 4+5+ (1×3) Execution time (breanch in MEM) = 12 × 200 p6 = 2400 ps. .: Speed up = exe time (In Ex) = $\frac{2200 \times 10^{12}}{2400 \times 10^{12}} = 0.916 \times$ exe time (In MEM) = $\frac{2400 \times 10^{12}}{2400 \times 10^{12}} = 0.916 \times$ = 0.92. Anns Pipeline execution diagram for the third Herentian of the loops of the loops WB SET BOXES lw 11, 0(11) EX MEM WD lw $\pi 1, O(\pi 1)$ JE EXE WEW MD beg 17, 100, 100p IL. IN EXE WEW MB lw rd, 0 (12) of the state of th and rc1, rc1, rc2 la rc1, 0 (rc1) and the 12th of ID 20. lw $\pi 1$, $o(\pi 1)$ -- AT 06.50 14.00.50 ben 121, 120, 100 P

Anse we get from 4.11.1, the stalled stages will not doing unoted word particular eyele. So, the total eyele

Perc	Plenati	on 16 8	. cycles ar	o which a	Il stages	do
und	I word	le 9n no	ne Go, Ih	e percenta	ge of cy	des
				l work in		· · · · · · · · · · · · · · · · · · ·

Anse Dependences to the 1st next instruction result in 2 stall excle, and de the stall in also 2 excles if the dependence in to both 1st and 2nd next Hercotton CPI= 1+0.36 x2+0.15 x1=1.85.

stall cyclos, 0.85 = 0.459

1. 0.469 × 100 = 45.9 = 461/2

Anos Considering the full forwarding, the MEM Stage of one Instruction to the 1st next Instruction cause RAW dependences

Anos stall exclas of EXE/MEM, 0.2+0.05+0.1+0.1

= 0.45

Exe to 2nd han no stall.

MEM/NB "15 better than EXE/MEM

Anos Clock elide time without forwarding,

1.85 × 150 = 277.5 po

Chock eyele time with forwarding, 1.2×150=180 po

Speed up = 277.5 = 1.54167

M: