

**EAST WEST UNIVERSITY****Department of Computer Science and Engineering****B.Sc. in Computer Science and Engineering Program****Mid Term II Examination, Fall 2021**

Course: CSE360 – Computer Architecture, Section 3
Instructor: Md. Nawab Yousuf Ali, PhD, Professor, CSE Department
Full Marks: 25
Time: 1 Hour 30 Minutes

Note: There are SIX questions, answer ALL of them. Course Outcome (CO), Cognitive Levels and Mark of each question are mentioned at the right margin.

1. A two-way set-associative cache has lines of 64 bytes and a total size of 32 Kbytes. The 128-Mbyte main memory is byte addressable. Show the format of main memory addresses. [CO2, C3, Mark: 3]
2. Consider a memory system with the following parameters: [CO2, C3, Mark:1+3]

$T_c = 175 \text{ ns}$ $C_c = 10^{-3} \text{ \$/bit}$
 $T_m = 1500 \text{ ns}$ $C_m = 10^{-4} \text{ \$/bit}$

 - a) What is the cost of 2.5 MB of main memory using cache memory technology?
 - b) If the effective access time is 35% greater than the main memory access time, what is the hit ratio H?
3. Assume that the access time is 55 ns, and the recharge time is 35 ns. [CO2, C3, Mark: 2+2]
 - a) What is the memory cycle time? What is the maximum data rate this DRAM can sustain, assuming a 2-bit output?
 - b) Constructing a 128-bit memory system using these chips yields what data transfer rate?
4. Examination of the timing diagram of the 8237A indicates that once a block transfer begins, it takes four bus clock cycles per DMA cycle. During the DMA cycle, the 8237A transfers one bytes of information between memory and I/O devices. [CO2, C3, Mark: 2+2+3]
 - a) Suppose we clock the 8237A at a rate of 3.25 MHz. How long does it take to transfer one byte?
 - b) What would be the maximum attainable data transfer rate?
 - c) Assume that the memory is not fast enough, and we have to insert two wait states per DMA cycle. What will be the actual data transfer rate?
5. A 64-bit computer has five selector channels and one multiplexor channel. [CO2, C5, Mark:3]

Each selector channel supports four magnetic disk and three magnetic tape units. The multiplexor channel has three-line printers, four card readers, and 11 VDT terminals connected to it. Assume the following transfer rate:

Disk drive: 650 Kbytes/sec
 Magnetic tape drive 176 Kbytes/sec
 Line printer 4.6 Kbytes /sec
 Card reader: 2.1 Kbytes/sec
 VDT: 1.35 Kbytes/sec

Estimate the minimum aggregate I/O transfer rate in this system.

6. Consider a magnetic disk drive having the following specifications.

[CO2, C5,
Mark: 1+3]

Rotational speed	8550 rmp
Transfer rate	33 MB/Sec
Average seek time	31 ms.
Controller overhead	3 ms.

- a) What is the rotational latency?
- b) What is the average time to read a data block of 3600 bytes?