# MIPS Reference Data

CORE INSTRUCTI	ON SE	Т			OPCODE
		FOR-			/ FUNCT
,		MAT	( )	(1)	(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	. ,	0 / 20 <sub>hex</sub>
Add Immediate	addi	Ι	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned		Ι	R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 <sub>hex</sub>
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{\text{hex}}$
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	$3_{\text{hex}}$
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>hex</sub>
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{\text{hex}}$
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	$23_{\text{hex}}$
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 <sub>hex</sub>
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 <sub>hex</sub>
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm	(3)	$d_{hex}$
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	$a_{\text{hex}}$
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	$b_{\text{hex}}$
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	$0/2b_{hex}$
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		$0/00_{\text{hex}}$
Shift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 <sub>hex</sub>
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>hex</sub>
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	38 <sub>hex</sub>
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{\text{hex}}$
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 <sub>hex</sub>
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>
	(2) Sig (3) Ze (4) Br	nExtl roExtl anchA	se overflow exception mm = { 16{immediate[15]}, imm mm = { 16{1b'0}, immediate } ddr = { 14{immediate[15]}, immediate } dr = { PC+4[31:28], address, 2'b	ediate,	}

(6) Operands considered unsigned numbers (vs. 2's comp.)

(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

## **BASIC INSTRUCTION FORMATS**

R	opco	ode	rs		rt		rd	shamt	funct	
	31	26 25	5 2	21 20	16	15	11	10	6 5	0
I	opco	ode	rs		rt			immedia	nte	
	31	26 25	5 2	21 20	16	15				0
J	opco	ode				ad	ldress			
	31	26 25	5							n

© 2014 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, *Computer Organization and Design,* 5th ed.

ARITHMETIC CO	OPCODE				
/ FMT /FT					
		FOR-		/ FUNCT	
NAME, MNEMO		MAT		(Hex)	
Branch On FP True	bclt	FI	if(FPcond)PC=PC+4+BranchAddr (4)		
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)		
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a	
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]  (6)		
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0	
FP Add	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$	11/11//0	
Double	auu.u	IK	$\{F[ft],F[ft+1]\}$	11/11//0	
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y	
FP Compare	c.x.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//v	
Double	0 1111 01		$\{F[ft],F[ft+1]\}\)?1:0$	11/11/ //	
( 1, 1, 1,			==, <, or <=) (y is 32, 3c, or 3e)	11/10/ /2	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3	
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3	
Double			{F[ft],F[ft+1]}	11/10/ /2	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2	
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2	
Double			{F[ft],F[ft+1]}	11/10/ /1	
FP Subtract Single	sub.s	FR	F[fd]=F[fs]-F[ft]	11/10//1	
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1	
Double			{F[ft],F[ft+1]}	21/ / /	
Load FP Single	lwcl	I	F[rt]=M[R[rs]+SignExtImm]  (2)		
Load FP	ldc1	I	$F[rt] = M[R[rs] + SignExtImm]; \qquad (2)$	35//	
Double			F[rt+1]=M[R[rs]+SignExtImm+4]	0 / / /10	
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10	
Move From Lo	mflo	R	R[rd] = Lo	0 ///12	
Move From Control		R	R[rd] = CR[rs]	10 /0//0	
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18	
Multiply Unsigned	multu	R	$\{Hi, Lo\} = R[rs] * R[rt] $ (6)		
Shift Right Arith.	sra	R	$R[rd] = R[rt] \gg shamt$	0//-3	
Store FP Single	swcl	I	M[R[rs]+SignExtImm] = F[rt] (2)		
Store FP	sdc1	I	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//	
Double			M[R[rs]+SignExtImm+4] = F[rt+1]		

## FLOATING-POINT INSTRUCTION FORMATS

FR	opco	de	fmt		ft		fs	fd	funct	
	31	26 25	2	21 20	16	15	11	10	6 5	0
FI	opco	de	fmt		ft			immedia	te	
	31	26 25		21 20	16	15				0

### **PSEUDOINSTRUCTION SET**

NAME	<b>MNEMONIC</b>	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equa	l bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NIAME NUMB	NILIMBED	USE	PRESERVEDACROSS		
NAME NUMBER		USE	A CALL?		
\$zero	0	The Constant Value 0	N.A.		
\$at	1	Assembler Temporary	No		
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No		
\$a0-\$a3	4-7	Arguments	No		
\$t0-\$t7	8-15	Temporaries	No		
\$s0-\$s7	16-23	Saved Temporaries	Yes		
\$t8-\$t9	24-25	Temporaries	No		
\$k0-\$k1	26-27	Reserved for OS Kernel	No		
\$gp	28	Global Pointer	Yes		
\$sp	29	Stack Pointer	Yes		
\$fp	30	Frame Pointer	Yes		
\$ra	31	Return Address	Yes		