Final Examination,

CSE360 - Computer Architecture, Section 1

Md. Nawab Yousuf Ali, PhD, Professor, CSE Department

Instructor: Full Marks:

Time:

4.

Course:

1 Hour 30 Minutes

Note: There are EIGHT questions, answer ALL of them. Course Outcome (CO), Cognitive Levels and Mark of each question are mentioned at the right margin.

Consider a magnetic disk drive with 6 platters. The upper surface of each platter 1. contains 2048 tracks and lower surface of each platter contains 512 tracks. 128 sectors per track. Sector size is 8 KB. The average seeking time is 6.5 ms, the trackto-track access time is 3.5 ms, and the drive rotates at 12000 RPM.

[CO2, C3, Mark: 2+3]

- a) What is the capacity of the disk drive?
- b) What is the average access time?
- Convert the infix expression, (A+B) *C-(D-E) *((F+G))/H to the postfix notation 2. using Dijkstra's algorithm. Show the sequence of the steps in the stack

[CO2, C3, Mark: 5]

Convert the postfix expression ABC*EF-/+ the infix notation. Show the sequence of 3. steps of conversion.

[CO3, C1, Mark: 5]

Analyze and compare zero-, one-, two-, and three- address machines by writing programs to compute the following expression for each of the four machines.

[CO3, C2, Mark: 5]

 $X = (A + \frac{B}{C} - D)/(E - F * G)$

The instructions available for use are as follows:

0 Address	1 Address	2 Address	3 Address
PUSH M	LOAD M	MOV (X←Y)	MOVE (X←Y)
POP M ADD	STORE M ADD M	$ADD(X \leftarrow X + Y)$ $SUB(X \leftarrow X - Y)$	$\begin{array}{c} ADD(X\leftarrow Y+Z) \\ SUB(X\leftarrow Y-Z) \end{array}$
SUB	SUB M	MUL (X←X *Y)	MUL(X←Y*Z)
MUL	MUL M	DIV(X←X/Y)	DIV(X←Y/Z)
DIV	DIV M		

Compute the following expression using stack.

(A*B-C) - (D+E) + F*G - H

[CO3, C3, Mark: 5]

A non-pipelined processor has a clock rate of 3.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz. What is the MIPS rate for each processor?

[CO4, C1, Mark: 51

Consider a 16-bit processor in which the following appears in main memory, starting [CO4, C2, at location 243:

354	Load to AC	Mode	
355	8XY		
356	Next instruction		

The first part of the first word indicates that this instruction loads a value into an accumulator. The Mode field specifies an addressing mode and, if appropriate, indicates a source register; assume that when used, the source register is R1, which has a value of 387. There is also a base register that contains the value 238. The value of 7XY in location 244 may be part of the address calculation. Assume that location 535 contains the value 809, location 536 contains the value 810, and so on. Determine the effective addresses and the operands to be loaded for the following addressing modes.

- a. Direct
- b. Indirect
- c. PC relative
- d. Displacement
- e. Register indirect.

[NB: XY is the last two digits of your ID, e.g., if your ID is 2021--60-092, then the value of X is 9 and Y is 2]

Consider a four-stage pipeline processor. The number of cycles needed by the four [CO4, C3, instructions namely I1, I2, I3, and I4 for the stages S1, S2, S3, and S4 are given in the table below. Show the diagram of instructions executions and calculate the number of 8. cycles needed to execute the instructions.

	- 01	S2	S3	S4
	SI	2	1	2
	1		2	2
2	2	3	1	3
3	2	2	1	13
1	1	3	2	13