

Chapter 4

a — "The Processor"

Exercise Solve.

→ 4.11:

Ans: The control signal ALUMax can control Mux. The output of the register file is selected at the ALU input and the immediate from the instruction word is selected by 1(lmm) as the second input to ALU ~~as~~ AN = Rd, Rs, Rt.

RegWrite	MemRead	ALUMax	MemWrite	ALUop	RegMax	Branch
0	0	1(lmm)	1	ADD	X	0

Reg Mux is the control signal that controls the mux at the Data Input to the register file.

→ 4.12:

Ans: The branch add produces the data memory as an input. This output is not used where the branch add, second the read/write register produces no output.

→ 4.12:

Ans: The Branch add ~~produces the data~~ unit doesn't perform a useful function for this instruction. It writes the part of the register.

→ 4.2.1:

Ans: The given instruction memory, both registers read ports, the ALU to add Rd and Rs, data memory, and write port in Register.

→ 4.2.2:

Ans: The instruction can be implemented using existing blocks.

→ 4.2.3:

Ans: The instruction can be implemented without adding new control signal. It only requires control logic.

→ 4.3.1:

Ans: The latency of this path is $100\text{ps} + 200\text{ps} + 30\text{ps} + 120\text{ps} + 350\text{ps} + 30\text{ps} = 1130\text{ps}$.

The original clock cycle time without improvement is 1130.

New critical path = $100 + 100 + 30 + 120 + 200 + 350 + 100 = 1600$. The new clock cycle time with the improvement is 1600ps.

→ 4.3.2:

Ans: Speed up = $\frac{\text{old clock cycle time}}{\text{new clock cycle time}} = \frac{1130}{1160} = 0.83$

which means it's actually have a slowdown.

→ 4.3.3:

Ans: Without improvement the total cost,

$$1000 + 30 + 10 + 120 + 200 + 2000 + 500 = 3860$$

with improvement the total cost,

$$1000 + 30 + 10 + 700 + 200 + 2000 + 500 = 4440$$

Instruction executed with improvement = 95%

(5% fewer instruction).

$$\frac{\text{original cost}}{\text{Performance ratio}} = \frac{\text{total cost}}{(\text{Instr. executed} \times \text{clock cycle time})}$$

$$= \frac{3860}{(1 \times 1160)} = 3.27$$

$$\frac{\text{Improved cost}}{\text{Performance ratio}} = \frac{4440}{0.95 \times 1160} = 2.929$$

$$\text{Relative cost} = \frac{4440}{3860} = 1.15$$

$$\text{Cost/Performance} = \frac{1.15}{0.83} = 1.39$$

→ 4.5.1:

Ans: The data memory is used by lw and sw instructions, so $25\% + 10\% = 35\%$

→ 4.5.2:

Ans: The sign extend circuit is actually computing a result in every cycle, but its output is ignored for ADD and not operations.

Now, $20\% + 25\% + 25\% + 10\% = 80\%$

→ 4.7.1:

Ans:

Sign extend	Jump shift left - 2
000000000000000010100	00110001000000000001010000

→ 4.7.2:

Ans:

ALUop [1-0]	Instruction [50-0]
00	010100

→ 4.7.4:

Ans: for each max, the rule of its data output during the ~~execut~~ execution of this instruction. and these

register values.

Wr Reg Mux	ALU Mux	Mem/ALU Mux	Branch mux	Jump Mux
2 or 0	20	∞	PC+4	PC+4

→ 4.5:
Ans: For the ALU and the two add units, so their data input values,

ALU	add (PC+4)	Add (Branch)
-3 and 20	PC and 4	PC+1, 20×4

→ 4.9.1:
Ans: Sequence of instruction,

or r_1, r_2, r_3

or r_2, r_1, r_4

or r_1, r_1, r_2

Here, RAW on R1 from i_1 to i_2 and i_3 RAW on R2 from i_2 to i_3 , WAR on R2 from i_2 to i_2 . WAR on R1 from i_2 to i_3 . WAR on R1 from i_1 to i_3 .

→ 4.9.4:

Ans: The sequence of instruction takes 7 cycles for execution, $(7+4) \times 180 \text{ ps} = 11 \times 180 = 1980 \text{ ps}$

The total execution time with forwarding is $7 \times 240 = 1680$

The speed up because forwarding will be 1.18 as per the total exe.

→ 4.10.1:

Ans:
`sw r16, 12(r6)`
`lw r16, 8(r6)`
`beq r5, r4, lb1`
`add r5, r1, r4`
`sll r5, r15, r4`

IF-ID-EX-MEM-WB

IF-ID-EX-MEM-WB

IF-ID-EX-MEM-WB

..... IF-ID-EX-MEM-WB

IF-ID-EX-MEM-WB

Total cycle 11. we cannot NOPs to the code to eliminate this hazard - NOPs need to be fetch just like any other instruction. So, structural hazard and data hazard must be addressed.

→ 4.10.2:

Ans: This change only saves one cycle in an entire execution without data hazard

Instruction executed = 5.

cycles with 5 stages, $1+5=6$

cycles with 4 stages, $3+5=8$

$$\therefore \text{Speed up} = \frac{\text{cycles with 5 stages}}{\text{Cycles with 4 stages}} = \frac{6}{8} = 1.19$$

→ 4.10.3:

Ans: The speed up achieved on the code if branch outcomes are determined in the ID stage, relative to the execution, where the branch outcomes are determined in the ID stage, each branch only causes one stall cycle.

Instr. executed = 5, branches executed = 4

cycles with branches in Exe $3 + 5 + (1 \times 2) = 9 + 2 = 11$.

Cycle with branch in ID, $4 + 5 + (1 \times 1) = 10$

$$\text{Speed up} = \frac{11}{10} = 1.10$$

→ 4.10.4:

Ans: The no of cycles for the 5 stage and the 4 stage pipeline is already computed. The clock cycle time is equal to the latency of the longest latency stage,

$$\text{IF} = 200 \text{ ps}, \text{ID} = 120 \text{ ps}, \text{EXE} = 150 \text{ ps}, \text{MEM} = 190 \text{ ps}$$

$$\text{WB} = 100 \text{ ps}.$$

cycle with 5 stages = 200 ps

cycle with 4 stages = 210 ps

$$\text{speed up} = \frac{9 \times 200}{8 \times 210} = 1.0781$$

→ 4.10.5:

Ans: Assuming that the latency ID stage increased by 50% and the latency of the EXE stage decreased by 10ps.

New ID latency = 180ps; New EXE latency = 110ps

New cycle time = 200ps; Old cycle time = 200ps

$$\text{Speed up} = \frac{11 \times 200}{10 \times 200} = 1.1$$

→ 4.10.6:

Ans: For each branch, the change does not affect execution time because it adds one additional stall.

cycle with branch in execution = $4 + 5 + (10 \times 2)$

$$= 21$$

Execution time = 11×200 ps

$$= 2200 \text{ ps}$$

cycle with branch in MEM = $4 + 5 + (1 \times 3)$

$$= 12$$

Execution time (branch in MEM) = $12 \times 200 \text{ ps}$


$$= 2400 \text{ ps}$$

$$\therefore \text{Speed up} = \frac{\text{exe time (in Ex)}}{\text{exe time (in MEM)}} = \frac{2200 \times 10^{12}}{2400 \times 10^{12}} = 0.9167$$

$$= 0.92$$

→ 4.11.1%

Ans: Pipeline execution diagram for the third iteration of the loop:



→ 4.11.2%
 Ans: We get from 4.11.1, the stalled stages will not doing useful work particular cycle. So, the total cycle

per iteration is 8. cycles in which all stages do useful work in none. So, the percentage of cycles in which all stages do useful work is 0%.

→ 4.12.18

Ans. Dependence to the 1st next instruction result in 2 stall cycle, and the stall is also 2 cycles if the dependence is to both 1st and 2nd. next iteration

$$CPI = 1 + 0.35 \times 2 + 0.15 \times 1 = 1.85$$

$$\text{stall cycles, } \frac{0.85}{1.85} = 0.459$$

$$\therefore 0.459 \times 100 = 45.9 = 46\%$$

→ 4.12.20

Ans. Considering the full forwarding, the MEM stage of one instruction to the 1st next instruction cause RAW dependences

$$CPI = 1 + 20\% = 1 + 0.20 = 1.20$$

$$\text{stall cycle} = \frac{0.20}{1.20} = 1.67 \times 100 = 16.7 \text{ or } 17\%$$

→ 4.12.3:

Ans: Stall cycles of EXE/MEM, $0.2 + 0.05 + 0.1 + 0.1$
 $= 0.45$

Exe to 2nd has no stall.

MEM/WB is better than EXE/MEM

→ 4.12.4:

Ans: Clock cycle time without forwarding,

$$1.85 \times 150 = 277.5 \text{ ps}$$

Clock cycle time with forwarding, $1.2 \times 150 = 180 \text{ ps}$

$$\text{Speed up} = \frac{277.5}{180} = 1.54167$$

Ans: