

## Department of Computer Science and Engineering Fall 2024

## CSE360 Computer Architecture Assignment

Section: 03

Submitted By,

Name: Khalid Mahmud Joy

ID: 2022-3-60-159



41/

Reg-willte		ALU	Mem wilte	ob <del>VT</del> n	Reg	Branch
0	0	1 (1mm)	1	Add	X	0

Alu Mux is the control-signal that control's Mux at the Alu Input, o(neg) selects the output of the tregister tile, and 1 (1mm) select the immediate from the instruction wond as the second input to the Alu. Reg Mux is the control signal that controls the Mux at the Data input to the tregister tile. O(nlu) selects the output of the Alu and 1 (Mem) selects the output of memory.

This Instruction was Instruction memory, both neglisters nead points, the ALL to add Rd and Rs together, data memory and write part in registers.

None, this Instruction can be Implemented using existing backs.

4.3 (1) The latency of this path 95 400 ps + 200 ps + 30 ps + 120 ps + 350 ps + 30 ps = 1130 ps.

1430 ps (1130 ps + 300 ps, ALU 95 on the cruitical path)

we need 5% towers eyeles tor a program but eyele time is 1430 instead at 1130.

30, we have a speed up at (1/095) x (1130/430)

which means we actually have a slow down,

The critical path of this 9nstruction 9s through the 9nstruction memory sign-extend and shift left-2 to get attset, Add unit to compile the new pa and mux to select that value 9nstead of path. we have - 200 ps + 15 ps + 10 ps + 70 ps + 20 ps = 315 ps.

The path through pasons, & longer for these betoncies,

200ps + 90ps + 20 ps + 90 ps + 20 ps = 420 ps

US The data memory 95 used by LW and SU Instruction so the answer 95: (25% +10%) = 35%.

The sign extend cincult is actually compiling a nesult is in every eyele, but its output is ignormed top ADD and NOT instructions, so the answer is,

20%+25%+25%+10%=80%

The test for this tault, we need an instruction whoose jump is 1. so it has to be the jump instruction. However for the jump instruction the regret signal is "don't came". because it doesn't writte to any neglisters, so the implemenation may not allow us to sot regist to 0.50, we can not metioply test ton this tault.

4.7

ALU OP[1-0]	grativation [5-0]
00	010100

No god WAX	Аш мух	MEM ALU MUX	Brunch	Jump
20nO(RegDst)	20	X	PC+4	PC+4

and single eyell organizations and the multi-eyell organization has the the same clock reate times as the pipelined organization, we will compute execution time notative to the pipelined organization for the single eyell every anstruction take one clock eyell

Multicycle execution time is	signle-eyete execution time is
X times piplined execution	& times pipe lined execution
time, where	time when,
0.2015 +0.8014 = 4.20	1250 ps/350 PS = 3.87

4.9

Instunction sequences	pependencles
II: OR R1, R2, B3 I2: OR R2, R1, R4 I3: OR R1, R1, R2	Raw on Righton I to I2 RAW on Re from I2 to I3 WAR on Re from I1 to I2 WAR on Righton I2 to I3 WAR on Righton I1 to I3

114.0

122 12 0 0	10.
OR R1, R2, R3	Dolay Is to avoid RAW
NOP	nopated on Ry thom II
OR R21 R1, R4	Delay Is to avoid RAW
NOP	15 10 WING 18710
NOP	hazand on Re John Iz
OR R1/R1/R2	

4.10

Instruction executed	cycle with	y storges	speedup
6	415=9	3+5='8	9/8=1.13

cycle ayou	cycle with	speedup
200 ps (IF)	210 PS (MBM JOB)	(9x200)/(8x20) =1.07

4.11

IN RICE)
LW R1, O(R1)
BEG. RI, RO, LOOP
W R, O(R)
AND PIPI, P2
LW R1/0(P1)
[W R1,0 (R1)
BE9 R1, R0, LOOR

Dependecies to the 1st next Instruction next on 2 stall eyeles, and the stall 95 also 2 eyeles it the depedencies 95 to both 1st and and and next gonstruction next in one stall eyele. We have -

CPI = 1x + 0.35x2+0.15x1=1.85 Hall eyeles = 46% (0.85/1.85)

mips assembly orde, we will the provided register assignment.

195 90 RS j is 10 RB a is in Pa

b is in R2

(00p inc don (3=0; 11=7; 1+22) b(3) = a(1) - a(1+1). Loop start:

beg, R5, R8, Loop-end #9+ 9==j, exit Loop
SN R10, R5,2 + R10 = 9\*44 (shift left Logical by 2)
add R10, R1, R10 # R10 = (+1\*4

lw R11,0(R10) # R11 = a[]

lw R12, 4(R10) ++ R12 = a [9+]

Sub R11, R11, R12

add Rio, Re, Rio # Rio = b+in4

6w R11; O(R10) # D(1) = a[i] - a[H]

addi R5, R5, 2 # 9= 1+2

& 600p - otam+

loop-end;