



P1





```
1  module moore10110 (input clk, rst, j , output w);
2      reg [2:0] ns,ps;
3
4      parameter [2:0] A=3'b000 , B=3'b001 , C=3'b010 ,
5      D=3'b011, E=3'b100 , F=3'b101;
6
7      always @(j,ps) begin
8          ns=A;
9          case (ps)
10             A: ns= j ? B : A;
11             B: ns= j ? B : C;
12             C: ns= j ? D : A;
13             D: ns= j ? E : C;
14             E: ns= j ? B : F;
15             F: ns= j ? D : A;
16             default: ns=A;
17         endcase
18     end
19
20     assign w = (ps==F) ? 1'b1 : 1'b0;
21
22     always @(posedge clk , posedge rst) begin
23         if(rst) ps<=3'b000;
24         else ps<=ns;
25     end
26 endmodule
```

Analysis & Synthesis Summary	
Analysis & Synthesis Status	Successful - Tue Dec 30 07:51:22 2025
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	moore10110
Top-level Entity Name	moore10110
Family	Cyclone IV GX
Total logic elements	5
Total registers	5
Total pins	4
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0
Total GXB Receiver Channel PMA	0
Total GXB Transmitter Channel PCS	0
Total GXB Transmitter Channel PMA	0
Total PLLs	0

Timing Analyzer - C:/Users/Asus/Desktop/university/term 3/logic circuit/CA/CA5/moore10110 - moore10110

File View Netlist Constraints Reports Script Tools Window Help

Set Operating Conditions

☒ Slow 1200mV 125C Model
☐ Slow 1200mV -40C Model
☐ Fast 1200mV -40C Model

Report

☒ Timing Analyzer Summary
☐ Advanced I/O Timing

Tasks

☒ Open Project...
☒ Netlist Setup
☒ Create Timing Netlist
☒ Read SDC File

Timing Analyzer Summary

Quartus Prime Version: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
 Timing Analyzer: Legacy Timing Analyzer
 Revision Name: moore10110
 Device Family: Cyclone IV GX
 Device Name: EP4CGX15BF14A7
 Timing Models: Final
 Delay Model: Slow 1200mV 125C Model
 Rise/Fall Delays: Enabled


Console

x
 ?
 Console History


Synopsys Design Constraints File file not found: 'moore10110.sdc'. A Synopsys Design C
 tcl> update_timing_netlist
 i No user constrained base clocks found in the design. Calling "derive_clocks -period 1.
 i Deriving Clocks
 i No user constrained clock uncertainty found in the design. Calling "derive_clock_uncer
 i Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see c
 tcl>

Floorplan


/qu1/moore10110 - moore10110





Post mapping





Post fitting



Waveforms of pre&post synthesise moore machine



P2





```
1  module mealy10110(input clk, rst, j , output w);
2      reg [2:0]ns,ps;
3      parameter [2:0] A=3'b000, B=3'b001, C=3'b010,
4          D=3'b011 , E=3'b100;
5
6      always @(ps, j) begin
7          ns=A;
8          case (ps)
9              A: ns= j ? B : A;
10             B: ns= j ? B : C;
11             C: ns= j ? D : A;
12             D: ns= j ? E : C;
13             E: ns= j ? B : C;
14             default: ns=A;
15         endcase
16     end
17
18     assign w = (ps==E && j==1'b0) ? 1'b1 : 1'b0;
19
20     always @(posedge clk, posedge rst) begin
21         if(rst) ps<=A;
22         else ps<=ns;
23     end
24
25 endmodule
```

Compilation Report - mealy10110	
Analysis & Synthesis Summary	
<<Filter>>	
Analysis & Synthesis Status	Successful - Tue Dec 30 07:56:37 2025
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	mealy10110
Top-level Entity Name	mealy10110
Family	Cyclone IV GX
Total logic elements	5
Total registers	4
Total pins	4
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0
Total GXB Receiver Channel PMA	0
Total GXB Transmitter Channel PCS	0
Total GXB Transmitter Channel PMA	0
Total PLLs	0

As we can see the Mealy machine uses four registers while the Moore machine uses five. This is because a **Moore** machine requires an additional state to represent the detection of the sequence, since its output depends only on the current state. In contrast, the **Mealy** machine output depends on both the present state and the current input. Therefore, instead of the last register in moore we can use an AND gate between the state condition and the input.

Timing Analyzer - C:/Users/Asus/Desktop/university/term 3/logic circuit/CA/CAS/mealy10110 - mealy10110

File View Netlist Constraints Reports Script Tools Window Help

Set Operating Conditions

Slow 1200mV 125C Model

Slow 1200mV -40C Model

Fast 1200mV -40C Model

Report

Timing Analyzer Summary

Advanced I/O Timing

Tasks

Create Timing Netlist

Read SDC File

Update Timing Netlist

Synopsys Design Constraints File not found: 'mealy10110.sdc'. A Synopsys Design Constraints File is required for timing analysis.

update_timing_netlist

No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0".

Deriving Clocks


No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty".

Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainty.


Console

History


Post fitting



Waveforms of pre&post synthesise mealy machine



P3



Testbench (which apply to all parts)

```
1  `timescale 1ns/1ns
2  module compare_TB ();
3      reg clk, rst, j;
4      wire moore, mealy;
5      moore10110_post instant(.clk(clk) , .rst(rst) , .j(j) , .w(moore));
6      mealy10110_post instantt(.clk(clk) , .rst(rst) , .j(j) , .w(mealy));
7      initial begin
8          clk=1'b0; #100;
9          forever begin
10             clk = ~clk; #100;
11         end
12     end
13
14     initial begin
15         rst = 1'b0;
16         j=1'b0; #220;
17         j=1'b1; #200;
18         j=1'b0; #220;
19         j=1'b1; #300;
20         j=1'b0; #100;
21         j=1'b1; #20; //for mealy
22         j=1'b0; #100;
23         j=1'b1; #350;
24         j=1'b0; #220;
25         rst=1'b1; #20;
26         $finish;
27     end
28 endmodule
```