

fall 23
CSE 341
Final Exam

Shihab Muhtasim

ID: 21301610

sec: 6

set B

Ans to q no 1

A) size of IVT of Intel 8086 = 256×4
 $= 1024 \text{ byte}$
 $= 1 \text{ KB}$

B) INT 33 = $33 \times 4 = 132 = 00084 \text{ H}$

In IVT:

ISR's, IP lower byte = 84 H (value = $A0 \text{ h}$)

IP Higher byte address = 85 H (value = 15 h)

CS lower byte address = 86 H (value = 02 h)

CS Higher byte address = 87 H (value = $1A \text{ h}$)

CS = $1A02 \text{ H}$, IP = $15A0 \text{ H}$

ISR address = $1A02 \times 10 + 15A0$
 $= 21020 + 15A0 \text{ H}$

\therefore 2 byte hex instruction fetched = $6E5B \text{ h}$

(C)


Actions taken by 8086 when it gets a request in INTR pin:

1. It sends two INTA acknowledgement pulses on \overline{INTA} pin with the first pulse asking for interrupt vector number and second pulse for getting it.
2. Then it calculates the IVT address for ISR and gets the ISR address.
3. It pushes the flag register in stack clearing IF and TF flag.
4. Pushes the segment address and then pushes the IP address.
5. Then loads the ISR address in IP and executes the interrupt.
6. After interrupt execution, it pops the IP, CS, flags and restores to main programme.

Ans to or 2 (A)

- i) length of 1 instruction cycle = 160 ns.
- ii) Since it takes 16 bit data from unaligned word, it'll need 2 bus cycles to complete one instruction cycle.
- $\therefore 160 \text{ ns} = 2 \text{ bus cycle}$
- $\therefore 1 \text{ bus cycle} = 80 \text{ ns}.$
- iii) $f_{\text{bus}} = \frac{1}{80 \text{ ns}} = \frac{1}{80 \times 10^{-9} \text{ s}} = 12.5 \text{ MHz}$
- iv) Duty cycle = 20%.
- $T_{\text{on}} = 20\% \text{ of } 80 = 16 \text{ ns}$
- $T_{\text{off}} = 80 - 16 = 64 \text{ ns}$

Ans to Q 2 (B)



Ans to Q 2(c)

EM means Emulate processor extension flag. If it's set to one, a wp can test results of extended cores without having to change anything in hardware levels.

MP means monitor processor extension. If it's set to 1, it'll mean that wp allows WAIT instruction to develop a sync or extended processor meaning that it can simultaneously process more programmes by extending cores.

Ans to q 3

(A) (i) `OUT 1234h, AX` is invalid.

Reason: As this is a fixed address, it can support upto 8 bits in port ^{address}. However the address given is greater than 255. Hence it cannot be accessed.

(B) I/O addressing technique showed in the

(ii) `OUT DX, AX` is a variable addressing technique for only I/O mapped I/O.

Here, a word data is being written in DX. Here, DX represents a port for the I/O device.

Again in the 3rd instruction `MOV [1234h], AX`, the `[1234h]` represents an address in memory and not port. This can be used in memory mapped I/O process. Here the value of AX register (16 bit) is being stored in memory. 1234h and 1235h

H_{RD}, H_{LDA}, D_{REQ}, D_{ACK}, I_{OR}, I_{OW}, M_{EMP},
M_{EMW}

Ans to or 3 (c)

① Firstly CPU will set read/write command to I/O devices to start the process.

② When the I/O devices are ready, it'll send a DMA request through D_{REQ} pin and connected D_{REQ} will be 1.

③ Then DMA controller will send a Hold Request through H_{RD} pin to gain control of system bus. Hence, H_{RD} = 1.

④ CPU will give the DMA bus control by setting the H_{LDA} pin = 1. This is the hold acknowledgement.

⑤ DMA will send DMA acknowledgement to I/O devices by setting corresponding D_{ACK} pin to 1.

⑥ Now data transfer will start. DMA will read data from memory and

write data in I/O devices.


Hence, $\overline{IOR} = \text{High}(1)$

$\overline{IOW} = \text{Low}(0)$

$\overline{MEMW} = \text{High}(1)$

$\overline{MEMR} = \text{Low}(0)$

⑦ After data transfer DMA sends Interrupt signal to CPU and DACK is set to 0, CPU disables the HOLD acknowledgment by setting HLDA = 0 and gains system bus control.



Ans to or 4 (A)

$$T = 10 \text{ ns}, \text{ IR6 } \begin{array}{c} \underline{D} \\ (7) \end{array}$$

$$\begin{array}{c} \underline{\text{Left}} \\ 43 \end{array}$$

$$T = 17 \text{ ns}, \text{ IR5 } \begin{array}{c} \underline{D} \\ (10) \end{array}$$

$$\begin{array}{c} \underline{110} \end{array}$$

$$T = 27 \text{ ns}, \text{ IR0 } \begin{array}{c} \underline{D} \\ (37) \end{array}$$

$$T = 10 + 7 + 10 + 37 + 10 + 43 \text{ ns}$$

$$= 117 \text{ ns}$$


∴ When IR6 is served $T = 117 \text{ ns}$

Ans to or4(B)

When a PIC 8259 gets a high signal in the IR pins, it follows some procedures :


- ① PIC sends Interrupt to up through INT pin to up's INTR pin.
- ② Then up sends an acknowledgement through \overline{INTA} to PIC.
- ③ After getting the \overline{INTA} , PIC starts to resolve priority using IMR, IRR and ISR register.
- ④ After resolving priority it updates ISR's value to set the interrupt that will be executed.
- ⑤ It sends the vector number of the current interrupt to up and gets disconnected from up for it to execute the interrupt and resets.

⑥ However, if the interrupt is served, a programmer has to set EOP command to let PIC know that ISR has ended so that it can set the bit of ISR to 0. Otherwise new interrupts will not be executed.



Ans to 4(c)

Min PIC required to get 50 interrupt requests at a time $\approx 1 + 4 + 12 = 17$



(52)