MIDTERM EXAM

NAME: Shihab Muhtasim

seized to volyming theory xhighes

10 Wing simply modely on

· . Animorales

ID: 21301610

FALL 23

Ansto or 1 (A)

Physical address = DSX10 +2000

= 10000 + 2000

= [12000h]

Ansto or 1 (B)

smallest seg rum:

12000 - FFFF = 02001h

Rounding up = 02010 h

mallest segment number 0201h

Now, offset fox two, 1 (1)

12000 = 0201110 + offset

offset = 1FFFO h

- logical add = 0201; FFFO

0201

Ans to or 1(c)

physical add = 12000 h

D 12000 = 12100×10 + offset!


> offect = 10000 H

Logical add: [1200:00004

@ 12000 = 1100×10 + offset offset = 1000

Logical add - 1100: 10004

Ans to or 2 (A)



Ans to or 2(B)

Diffrences between microprocessor and microcontroller:

Microprocess or	101164 9 CD4010
1. It recognises intensive	9. It has preo
processing and has changable programme	tous and une programme.
2. RAM used is higher	2 RAM used

needed and high cost. and low cost.

Microcontrolky

defined nchable

and doch speed is higher and clock speed lower too.

3. High power consumption 3. Low power consumption

Ans to or no 2 (C)

pipelining fails owhen theres a brancing problem. For example it there is a condition check, it might Dust be not true, pipelining still fetches instruction

Again when @ certain operation are data dependent of rusult of one instruction is needed for another. Then piplining fails.

MOV AX, 2 FXY homes gorg

Mic ya pya cevs o v

MOY BX, FCDF h

2FXY > 00101111 0001 1111

FCDF > 1111100 1101 1111

Min volu of X = 0001 = ADH max val of dy = 111) = FH

problem for example the state

tell theor it x sinds rollings a

I wast true pipelining still feter in

Ansto or 3 (B)

ODFI = O; since MSB has carry

1 AF=1, Lower nibble has carry 1 1 SF=0, since Hoth bit is 0

Amto 3(c).

DIVMI (Non mashable interpt.) will be active as it cannot be stoppable.

Hence MMI = 1

@ since maskable interpt can be stopped,

(INTA-shichrowladgentment will had send
that interpt accepted so (INTA:1)

[INTR = 0] will be set as it

will be stopped.

Amto 9(a)

1. MOV CL [BX] > Register
indirect
Beause the address is stored in
register ther used as addressing
indirectly

2. MOV CLI[BX+SI)

Since the book register and intex register pointing to an offset is used.

3. RET [1239h] > Invalid

4. MOV AX, [BP) > Register nelitive

As MBR application physisters

Ams to 4(B)

MOY DI, [BP+42h]

by+1:

100010 1 1 opcode D W

byte 2 ;

MOD REG RIM

byte 3: 01000010

Hex: 8B7E42 H