

# CSE 260 LAB Report

Experiment Name : Implementation of  
4 bit Magnitude Comparator

Submitted by ,

Name : Shihab Muhtasim

ID : 21301610

Sec : 01

Date : 10/12/21

1. Name of the Experiment : Implementation of 4 bit Magnitude comparator.


2. Objective : 1. To draw the circuit that will act as a Magnitude comparator and be able to compare two 4 bits number.

2. ~~For~~ To implement the circuit for 4 bit numbers.

3. Required Components and Equipments :

- i) AND Gate
- ii) AND-3 Gate
- iii) AND-4 Gate
- iv) NOT Gate
- v) OR Gate
- vi) OR-4 Gate
- vii) LED - Green (output)
- viii) LOGICSTATE (input)

#### 4. Experimental Setup :



setup: Implementation of 4 bit magnitude comparator.



Here, In the output of our 4 bit magnitude comparator setup diagram :-

$$I) (A=B) = x_3 x_2 x_1 x_0 \\ = A_3 B_3 + A_3' B_3' + A_2 B_2 + A_2' B_2' + A_1 B_1 + A_1' B_1' \\ + A_0 B_0 + A_0' B_0'$$

$$II) (A < B) = A_3' B_3 + x_3 A_2' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0' B_0$$

$$III) (A > B) = A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1' + x_3 x_2 x_1 A_0 B_0'$$

These expressions represent the output for each of their objectives which help's compare the numbers.

Here, in the diagram,  $x_i = A_i B_i + A_i' B_i'$

where  $i = 0, 1, 2, 3$

## 5. Results and Discussions:

Truth table for two one bit numbers magnitude comparator is as follows:

A	B	$A=B$	$A>B$	$A<B$
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

From the truth table we get the expressions:

$$F(A=B) = A'B' + AB = (A \oplus B)'$$

$$F(A>B) = AB'$$

$$F(A<B) = A'B$$

Now for two 4 bit numbers, they will be equal if  $A_3=B_3, A_2=B_2, A_1=B_1, A_0=B_0$

$$\text{Let, } X_3 = A_3'B_3' + A_3B_3$$

$$X_2 = A_2'B_2' + A_2B_2$$

$$X_1 = A_1'B_1' + A_1B_1$$

$$X_0 = A_0'B_0' + A_0B_0$$

$$\therefore F(A=B) = x_0 x_1 x_2 x_3$$

In case of  $A > B$ , A will be greater than B if any digit from MSB is greater than the same digit of B.

condition:

$$F(A > B) = (A_3 > B_3) + (A_3 = B_3)(A_2 > B_2) + (A_3 = B_3)(A_2 = B_2)(A_1 > B_1) + (A_3 = B_3)(A_2 = B_2)(A_1 = B_1)(A_0 > B_0)$$

$$\therefore F(A > B) = A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1' + x_3 x_2 x_1 A_0 B_0'$$

In terms of finding  $A < B$ , A will be less than B if any digit from MSB is less than B's.

$$F(A < B) = (A_3 < B_3) + (A_3 = B_3)(A_2 < B_2) + (A_3 = B_3)(A_2 = B_2)(A_1 < B_1) + (A_3 = B_3)(A_2 = B_2)(A_1 = B_1)(A_0 < B_0)$$

$$\therefore F(A < B) = A_3' B_3 + x_3 A_2' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0' B_0$$



a) To implement the circuit of 4 bit magnitude Comparator. after taking  $A_i$  and  $B_i$  inputs for the two 4 bit numbers where  $i = 0, 1, 2, 3$ , we take the  $i$ th digit of input of one number with another number's complement through AND gate and again take the second number's  $i$ th digit with first one's  $i$ th digit's complement and get  $A_i' B_i$ ,  $A_i B_i'$ . Then running these through NOR gate we get  $(A_i' B_i + A_i B_i')'$  which gives us,

$$\begin{aligned}
 (A_i' B_i + A_i B_i')' &= (A_i' B_i)' \cdot (A_i B_i')' \quad [\text{De Morgan's law}] \\
 &= (A_i'' + B_i') (A_i' + B_i'') \\
 &= (A_i + B_i') (A_i' + B_i) \\
 &= A_i A_i' + A_i B_i + A_i' B_i' + B_i B_i' \\
 &= A_i B_i + A_i' B_i' \\
 &= X_i
 \end{aligned}$$

After getting  $x_i$  where  $i = 0, 1, 2, 3$ , we run all four of these outputs in an AND-4 gate which gives us  $F(A=B) = x_3 x_2 x_1 x_0$ .

b) To get the output for  $A > B$ , we will need 3 AND gates AND, AND-3, AND-4 where we will plug  $x_3, A_2 B_2'$  in AND gate;  $x_3, x_2, A_1 B_1'$  in AND-3;  $x_3, x_2, x_1, A_0 B_0'$  in AND-4 gate. Then by running the outputs of these three AND gates along with  $A_3 B_3'$  through an OR gate we will get the expression  $F(A > B) = A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 x_1 A_1 B_1' + x_3 x_2 x_1 A_0 B_0'$

c) In order to get the expression for  $A < B$ , we will again need same three AND gates where we will plug values for  $x_3, A_2' B_2$  in AND;  $x_3, x_2 A_1' B_1$  in AND-3 and  $x_3, x_2, x_1, A_0' B_0$  in AND-4. Then if we



Run these output with  $A_3' B_3$  in an OR gate we will get the expression

$$F(A < B) = A_3' B_3 + \lambda_3 A_2' B_2 + \lambda_3 \lambda_2 A_1' B_1 + \lambda_3 \lambda_2 \lambda_1 A_0' B_0$$

We can achieve 4 bit Magnitude Comparator in circuit in the following way.