## CSE 2.60 Lab Report 8

Name: Shihab Muhtasim

ID: 21301610

sec: 1

Experiment Name: Design and Implementation of the following circuit: four 2 bit numbers A,B,c,D and two selection variables sland so are available. SI will select either A or B and So will select either a or B and So will select either c or D. Depending on the two selection variables, the circuit on the two selection variables, the circuit will work in the following way.

SI	52	operation
0	0	A+C
0	** - <b>1</b> *	A+D
1	O.	B+C
_1	1	B+D

2 Objective: ) To get fimiliarized with how mux works and to learn how to select crutain mumbers as reasonable using mux.

1) Implementing parallel adden to add numbers after selecting using max.

3. Required components and Equipments:


17) famallel Adden IC-7483


<sup>1)</sup> LOGICSTATE (IMp wt)

<sup>11)</sup> LED-Green (output)

<sup>11)</sup> IC - MUX (74153)

## 4. Experimental setup:





On their cincuit A=An B3 AZAI B=B4 B3 B2 B1, C= CGC3C2C1. The input bits of this cincuit are connected through 2:1 Mux then passed to a magnetude comparator. The selectors, is connected to all mux's of A and B. Again selector sz is connected to all mux of B and C. From A and B wing Mux are can select either A or B then compane with BORC wing Sz. This way are can compares (A,B), (A,C), (B,C). using 8 Muxs for 3 4 bit numbers.