
Mp - 1-01 Mp - in PC, mobile, nemote cause

there is programing

no frag ramming executes the program Des not study i-Z? Does a traffic light have a coni-Z? Deprogress: 8085 -> 8086 -> 80186 386 CPU - inside the Jan 1 up in PC Computer System Memory 1/0 -

| | In 8086, memory is RAM & |
|-----|---|
| | Rom, not the secondary memories. |
| | Hoppy disc CD |
| | Memory stones data song movie how? series of Os and Is. |
| | |
| (F) | Instruction cycle: |
| | 1) Setch instr. From memory |
| | 2) <u>Decode</u> : fetched instr. is On and 1. |
| | fetzhed instr. is On and Is. understanding the On and Is. |
| | a=b+c; HLL - Compiler ADD B, c; asmbly long. |
| | 001011010) mL |
| | opcode |

3) Executing



more information can be stoned.

ex: For a 4-bit system,

decimal max 9999

thex max FFFF

so, more info. in thex system.

Hex to Bin
35# DOOIL 0101

B bit nums

8 bit nums

0000 H

FFFFH

$$2^{10} = 1k$$

$$2'' = 2 \times 1k = 2k$$

$$2^{12} = 2^{7} \times 1k = 4k$$

$$2^{13} = 2^{7} \times 1k = 8k$$

$$2^{20} = 1k \times 1k = 1m$$

$$2^{24} = 2^{4} \times 1m = 16m$$

$$2^{30} = 2 \times 1k \times 1k = 16$$

$$2^{40} = 1$$

$$2^{40} = 1$$

$$2^{32} = 46$$

Bus

Addr. bus
Data bus
Control bus.

transfers Os and 1s

4 bit lines - 4 lines in bus
8 - - 8 - -

| 1-02 |
|--|
| Pipelining |
| - What makes ut faster? |
| why 2.6 GHz, 3.6 GHz these |
| days? |
| - Ams is Pipelining |
| - 8086 -> let processon to introduce |
| pipelining |
| time to execute 5 instructions |
| FIEIF2 E2 F3 E3 Fa E4 F3 E5 (8085) |
| Line for exec. 5 instr. |
| Fi Ei Ez Ez Ey Es (8086) F2 F3 F4 F5 |
| -that why - 2 units in |
| - that's why - 2 units in 8086 architecture: one for |
| Fetching, one for executing |

_ this is 2 staged pipelining

Disadvantages:

-) If a instruction needs its previous one is can't start execution, it can't start until the previous one is finished.
- 2) Branching: If instr. 1 1/2 execution tells us to go to instruction 8, and we fetch instr. 2 meanwhile, it has to be discarded. (ex: if-else)

Branch issue solution:

- Branch prediction algorithm

decides whether it will

branch or not based on

previous many decisions.


(8086 doesnot implement it)


8086 memony banking _ 20 bit address bus - 50, memory size = 2° = 1 M 1 memory location contains 1 byte of data -> data bit) addn. /12 00000 FFFF higher lover byte stored byte stored in higher in lower addr. address little Indian Rule (16 bid) A (8 bid) problem? > Imem] we want to transfer this data 3412 in one cycle. But suf can't generate two addresses

in one cycle.

- Stupid Soln:

- soln: We want to access 16 bit i.e. 2 bytes of data in a cycle. So, have 2 memory chips.





- We can choose addr oooooff and ooooo1H tegether. So do me can and oooo3H.

- Ao selects which bank to choose

- Ao selects the memory location.

Same mem. location is selected in

both banks. That's why oooo1 H and

cooo2H aren't selected together.

Ao = 0 ; LB selected

Ao = 1 ; LB not selected


BHE = 0 ; HB selected

| 1 | BHE | A | operation |
|---|-----|---|----------------------------|
| · | | 0 | P/W 16 bit From both banks |
| | 0 | 1 | P/W 8 bit from HB |
| | 1 | 0 | R/W 8 bit From LB |
| | (| (| None (idle) |

that's the benefit of banking. We can access either LB/14B/both.

L-03 Memory Segmentation

- 4 segments



- this is the birth of concept of files. In 1970, no computer that files evolved files a folders. But files evolved and file is basically a modern version of segments.

1 mB memory = 20 bit address


this 20 bit addr. is physical addr.

on actual addr. But, while

programming, we need a byte

programming, we need a byte

compatible address / 16-bit addr.



tunthon. If you could, thered

go

overwrite. SA: 0000 code 0.AL : Stack FFFF max. range of a segment OOOOH -> FFFFH max size of segment = 216 = 64 k (Not all segments are 64k) uf (8086) Instr. pointer seg. reg. adda. stoned offset neg ne for code segment) codo segments segment stack pointer base pointer Stack seg. ES

Douth Extring.

In short: Cs - stones code segments segment addn. IP - code segment offset address. - you give up the segment addn. and offset addn. It's the job of up to convert them to physical address cause up will send PA by 20-bit addr. bus to mem. - PA = seg addn. x lo + offsett. up = CS X 10 + IP States

- CS X 10 + IP

Coulculation - If 55 = 3000 H from what physical address, stack sogment stants?

= 30000 H

- Want to start stack segment at \rightarrow 52350 \rightarrow 5235 $31430 \longrightarrow 3143$ 52945 -> |22 (possible) need to be 10's multiple NO! a segment ends at - 50, if the next segment can 52340, at 52350. How? stant 5234 DS 52340 min size of a segment (16 byte)/(10 H) < next segment 523 50 cause the next segment court stant at 52341 on 52342, multiple. 101/5 need to be

- SP and BP

- after push and pop, SP Tombonds

SP points to texp of stack.


BP is used for random access of stack.

- BP can point anywhere on stack.

- ex: incoming sms in phone.

_ Push; Pop

Push BX




$$55:[5P-1] \leftarrow BH$$

$$55:[5P-2] \leftarrow BL$$

$$5P \leftarrow 5P-2$$


POP BX



BL < 55: [5P]
BH < 55: [5P+1]
SP < 5P+2

Internal Architecture

Anithmetiz cirzanit



- DImstr. C3 is of 6 bytes not 6 instr. instructions can be of different sizes.
- When 2 bytes location of in g is free, next 2 bytes of instructions are fetched. If
- De 1 byte 15 Ince, nothing will happen.
- DIF a half of instr. comes within a bytes, any problem?


 No, cause when it reaches bottom of B, it will be a full instructions.
- Control section -> decades the instruction

 for Mov BL, 04 H

 control section trigger BL to load value 04 H

 for Add BL, CL

 control section sends add signal to ALV



D sign flag gives wrong sign in are of overflow.

If OF = 1, sign flag is wrong so, never directly check the sign flag.

2X: 42H +23H 65H

0010 0010

| TOF | SF | 2+ | HC. |
|-----|----|----|-----|
| 0 | 0 | 0 | 0 |
| PF | 1 | CF | |
| + | 0 | > | |
| | | | |

37H +29H 60H 0010 1001

| 5 | OF] | SF | ZF | AC | PF | CF |
|---|------|----|----|----|----|----|
| 4 | 0 | 0 | 0 | ľ | \ | 0 |
| | | 1 | t | * | | |

42H +43H 85H 0100 0010

| 1 | OF | SF | 25 | AC | PF | cf |
|---|----|----|----|----|----------|----|
| - | 1 | 1 | 0 | 0 | 0 | 0 |
| | | | , | - | } | |

@ Control Flogs: - controlled by m TF: trap Flag TF=1

B < single stepping

TF=0 IF = Interrupt flag: 1: intopt. enabled 0: intropt. disabled DF: Dinection Flag 1: auto dec 0: auto inc ex: String copy paste

1-05

Addressing modes
: manner in which operand is
given

- 1) Immediate data in ex: mor CL, 34H
- 2) Register detainneg, ex: mor CL BL INC BX
- 3) Direct addr. in instr. ex: mor ch, [2000 H].

CL + DS: [2000 H]

mov Cx, [2000H].

CL < DS: [2000H]

CH < Ds; [2001H]

mor [2001H] CL DS: [2001H] < CL

4) Indirect address in rieg

(A)

up takes addr. from registers, then use that address to fetch tata So indirect.

a) Register Indirect: CL, [BX] , CL & DS: [BX] CX, [BX]; CL < D5: [BX] CH < DS: [Bx+1] Classwork direct mor CL, [5000H] indirect mor Bx, 5000H mor ch, [Bx] [advantage]: [mor BCL, [BX]]
INC BX ALLEssing / in a loop, we can nead data from 5000 # then from series of location D5 take data from location in ch 2000 H and put in 2000 3000 H. [mor CL, [2000H] Ams: / mor [3000 H], CL

3 block transfer program:

mor SI, 2000 H mor DI 3000 H Mor CL, [SI] mor [DI], CL loop INC SI INC DI

block inversion

MOV SI, 2000H MOV DI, GOOOH 2000 MOV CL, SIMOV DI, CL MOV DI, CL MOV SIDEC DI

b) Register Relative (addr < regt displacement) mor CL [BX+03H] CL = DS[BX+03H] c) Base indexed (addn < base neg. CL, [Bx +sr] CLE DS:[BX+SI] CL, [BP+SI] CL = SS:[BX+SI] loop > inc 31

access this block

by [Bx+SI]

d) Base trelative plus indexed:

addr t base + idx + displacement

mov CL [BX+5[+03H]

CL < D3: [BX+SI+03H]

mov CL [BP+SI+03H]

CL < SS: [BX+SI+03H]

5) Implied a operand
is implied

we give nothing, some instructions are meant for some operands

ex. STC; set the conny flag

CLC; CF CO

DAA ...

5086 Minimum Mode

- MN/Mx pin

1 > min mode


0 > max mode

_ min mode - one processon max mode - multiple u

- Multiplexing -

if ALE = 0, AD, -AD, cornier data

1. address



generating these signals using

3:8 decoder

VCL

M/10

RD

B

3:8 \frac{\frac

@ Clock

clock is a tick to the up to change its state.

8086 works at 6MHz clk cycle. We've to give 6MHz clock to its clk pin, with 33% duty cycle.

NMI < type 2 intropt initiated

> INTR - markable, request a N/w interpt.

= INTA - up wants a intropt insumber

by sending intropt ack.

HOLD - MP

by default, up is the BM DMA Controller sends HLDA: to DMAC, it sends | HLDA: to DMAC, it sends | hDAD: to DMAC, it and up \ loses control over bus. DMAC becomes new BM and controll the data transfer beth and controll the data transfer beth mem. and 20. If DMAC sets HOLD:

again, up gets control DT/P 1 - dorta transmit 0 -> data receive DEN : enable a transreceiver connected to up. generate clock signal: 6MH2 at purpose is to generate 334. duty cycle. transition happens at midpoint-50%. dyle at 13 nd point -33% d.c. 18 MH2 RES XI ×2 CLK.

RPY 8284 Reset


Generaton Ready

Reset Ready

@ Reset signal provided to 8284, a synch neset signal sent to up, resets the ut. @ Ready pin used to synch. the up with slow devices. if Ready = 1 the device is treaty, if o, device not ready, up waits for the derice to be treaty. the device gives Ready signal to 8284, that sends a synchronised Ready signal to up. @ 8284, generates a 337. Luty cycle From a trandom duty cycle. doesn't just divide by 3. So 7. July
Cycle
C1K
33-1.
July

we produce a pulse from 3 pulses. Min mo de read y de A16/53- A19/56, BIHE - A16-A19 53-57 AD, -AD, - (A.-A15 prop. delay ALE m/Io 1: MR O . JOR DT/P PD DEN timing diagram, write charges > PD > high DT/F -> AD15-AD. - AD-D15 No prop delay

Man. Mode




BM, sends request by FG = 0, then 8086 sends grants by setting GT. = 0.

\$ \$15 / GiTs: for another up.

So, 8086 can have 2 ups


with it to transfer bus controls

with.



(a) In Max mode, no up can generate control signals will have to connected to signals will have to connected to RAM and ckt. will be very complicated. to moke things simpler, a bus controller 8288 is based.

1 8288 | Control PAM control signals, how does 8288 generate 52 5, 50 52 5, 50 1 10 Mem. write 00 INTA 0 1 20 Read 1 1 1 I Ide 10 20 write () Halt 00 Instr. Jetch Mem. nead



Dean IF, IF

See ISP

Push IP

Push ISP

Push

n=0---255 } 256 inferrupts in 8086

The value of corresponding ISR oddn, then ISR is executed, while teturing If must get