

BRAC UNIVERSITY

CSE 350: Digital Electronics and Pulse techniques

Exp-02: Implementing Diode Transistor Logic (DTL) gates

Name: Shikub Muhtasim	Section: 1-1
ID: 2/30/6/0	Group: 2

Objectives

- Constructing a Diode Transistor Logic (DTL) gate.
- 2. Understanding the circuit operations.

Equipment and component list

Equipment

- 1. Digital Multimeter
- 2. DC power supply

Component

- NPN Transistor (C828) x1 piece
- Diode 1N4003 x4 pieces
- · Resistors -
 - ♦ 2 KΩ x2 pieces
 - ♦ 20 KΩ x1 piece

Task-01: DTL NAND gate

THEORY

In this task, we will implement a Diode Transistor Logic (DTL) NAND gate. As can be seen in Fig. 1, a 2-input NAND gate outputs a logical HIGH if at least one of the inputs is LOW. Otherwise, the output of the NAND gate is logical LOW. It can be created by passing the output of a AND gate through an Inverter or NOT gate. One can build all other logic gates using such NAND gates. The DTL implementation of a NAND circuit is shown in Fig. 2.

Diode—transistor logic (DTL) is a class of digital circuits that is the direct predecessor of transistor—transistor logic (TTL) and the successor of resistor-transistor logic (RTL). The output side of the basic DTL NAND circuit




Figure 1: NAND gate Truth Table




Figure 2: Diode Transistor Logic (DTL)

has a similar structure to the RTL inverter circuit, but it uses diode-logic AND on the input side. Thus, DTL circuits implement NAND gates by combining both DL and RTL logic, something that is not possible to do using solely RTL circuits or DL circuits. DTL also has better noise margin and fanout characteristics compared to RTL. (Noise margin indicates a circuit's immunity to noise, and fanout is the number of identical gates that a circuit can drive without facing errors).

On the input side of Fig. 2, we can see two diodes in reverse bias connection with respect to input - this acts as an AND gate circuit according to diode logic. The output of this AND gate is fed to the inverter input V_B (base terminal of BJT Q1) through the diodes D_1 and D_2 creating the NAND circuit. The output is obtained at the collector terminal of Q1.

When both inputs are HIGH (5V), the cathode voltage of the diodes D_A and D_B become higher than their anode voltages. As a result, both input diodes operate in the reverse bias region (turned off/disconnected), and the node V_P has a high voltage level. This causes the transistor Q_1 to operate in the saturation mode and the the NAND gate generates a LOW output. In this case, the voltage of point P (V_P) is close to 2.2V as the voltage of base terminal (V_B) in saturation is nearly 0.8V and there is a voltage drop of 0.7V in each of diodes D_1 and D_2 .

When either input is LOW (0V), the corresponding input diode operates in the forward bias (turned on), and there is a voltage drop of 0.7V across the diode. Hence, the voltage at the node V_P becomes only 0.7V

higher than the LOW voltage at the input and drops much below the 2.2V required to turn on the BJT Q1. This causes the the transistor Q1 to work in the cutoff region and it acts like an open circuit. Hence, the current passing through the R_2 resistor (I_{R2}) is zero. As a result, there will be no voltage drop in the resistor R_2 and the voltage of the output point (Y) will be same as VCC = 5V (High).

Task-02: DTL Inverter

THEORY

As mentioned in the previous task, when either of the input terminals are HIGH, the corresponding diode operates in the reverse bias region - meaning it is virtually disconnected from the circuit. So we can say that if one of the inputs are set to logical HIGH, we can ignore that diode altogether, and the remaining diode input acts as a single input to the RTL inverter. Thus the resulting circuit acts as an inverter circuit (NOT gafe). A roundabout way of explaining this is via the truth table of the NAND gate (Fig. 1) - when one input is set to HIGH, the output follows the inverted logic of the remaining input.

Procedure:

- Measure the resistance values and fill up the table 1.
- Connect the circuit as shown in Fig. 2.
- 3. Observe the output for all possible input combinations and fill up table-2 for NAND gate.
- 4. Operate the gate in Fig. 2 as an inverter by connecting either of the inputs to +5V and using the remaining one as input terminal. Fill up table-3.

Data Tables

Table 1: Resistance Data

For all your future calculations, please use the observed values only (for theoretical calculations too).

Notation	Expected Resistance $(k \Omega)$	Observed Resistance ($k \Omega$)		
R_1	2	2.13		
R_2	2	2.14		
R_B	20	21.5		



Table 2: NAND Gate Data

V_A	V_B	V_{DA}	V_{DB}	V_P	I_{R1}	I_{R2}	V_B	V_Y
(V)	(V)	(V)	(V)	(V)	(mA)	(mA)	(mV)	(V)
0	0	0.52	0.21	0.52	2.09	0.01	101	4.95
4.97	0	-4.41	0.54	0.59	5.08	0.002	020	4.96
0,	4:97	0.26	-4.37	0.26	2.07	0.0045	202	4.096
4.03	4.97	-3,50	-3.13	1.76	1.51	2.29	720	0.03

Table 3: Inverter Data

Input	Input	V_P	V_B	Output
A (V)	B (V)	(V)	(V)	Y (V)
0	4.97	0.26	0.05	4.96
4.97	4.97	1.76	0.72	0.03

Report

Please answer the following questions briefly in the given space.

1. Using experimental data, find the operating mode of Q1 when input A is HIGH and input B is LOW. Additionally, find whether diodes DA and DB are ON or OFF (by using the voltage across them).

1) When input A is High and Bislow we have,

VB = 20mV = 0.02 V \(0.5 \)

VB = 20mV = toff region.


Hence, DB is ON and DA is OFF

DB has the minimum rottage to turn or a diode

DA is much below the thrushold to turn diod:

2. Assume that the **output** of the circuit shown in Fig: 1 is **LOW**. Draw the partial circuit consisting of only those components which remain active.

Ans.



3. What should be the relation between the currents I_{R1} , I_B and I_{RB} when all inputs are HIGH? Dia obtain a similar result in your experiment? Explain briefly. (use a Multi-meter as Ammeter to measure I_B) Ans.

4. Use the relation between the currents I_{R1} , I_B and I_{RB} when all inputs are HIGH to verify the operating mode of Q1. [Assume beta $(\beta_F) \ge 100$]

When A,B are High:

$$IRI = 1.51 \text{ mA}$$
.

 $RB = 21.5 \text{ k.R.}$, $VB = 0.72 \text{ V}$.

 $IRB = \frac{0.72}{21.5} = 0.0334 \text{ mA}$
 $IB = II - IRB = 1.476 \text{ mA}$
 $IC = \frac{4.97 - 0.03}{2.14} = 2.30 \text{ mA}$
 $IC = \frac{4.97 - 0.03}{2.14} = 8F$

. Ich is observed of Q is saturation operating mode of Q is saturation.

Operating mode of Q is saturation.

5. Will the circuit still work properly as NAND gate if the diodes D_1 and D_2 are removed? Measure the output voltage for the four different cases and verify.

Va	VB	Vy	
0	0	4.88	
0	4.97	4.71	
4.97	0-	4.84	
4.97	4.97	0.01	

yes it works as at NAND gate

6. Vary the input A from 0V to 5V while keeping input B fixed at 5V. What is the maximum value of input A for which the output remains HIGH? [consider any voltage above 1V as HIGH]

Ans.

1/5/0 02

A	of figure for a control contro
0	4.96
0119	4.95
0.42	4.95
0.62	4.95
0.77	4.72
0.82	1:04
1.16	0.05
72.52.6	

Max val of A for which output is High is

-								7		
,	VA	VB V	VDA	VDB	Vp	IP,	IP,	VB (V)	Vy	
-	02	0'2	0.4	0.7	0.9		0	0	5	
_	5	0.5	0	0.7	0.9	2.05	0	0	5	
_	0.7	5	0.5	0	0.9	2.05	0	0	5	
	5	5	0	0	2.2	1.4	2.4	0.8	0.2	

COX1: NDA: 0.7, NDB = 0.7, NP = 0.3+0.2 = 0.9

VP run to be 0,0N = 05+0.6+0.6 = 1.7

:- D1 / D2 OFF , VB = 0 V

Come 4: Let, 0, in saturation. Vp = 0.8+0.7+0.7 = 2.2

(1) The experimental data differ from theoritical. in terms of getting perfect value but it sure Comment works and operates in every mode necessary for it to work as NAND gate.

1) In theory we denote a diode of by giving ov for open circuit but handwork gives us a mig value which also ensure it is off.

(11) In theory Vo=0.8v for saturation but we rad 0.72 v in handware which also worked

in saturation.

V_A	V_B	V_{DA}	V_{DB}	V_P	I_{R1}	I_{R2}	V_B	V_Y
(V)	(V)	(V)	(V)	(V)	(mA)	(mA)	(mV)	(V)
0	0	0.52	0.51	0.25	2.09	0.01	10	4.95
4.97	0	-4.41	0.54	0.54	2.08	0.002	20	4.96
0	4.97	0.56	-4.37	0.26	2.07	0.0042	20	4.96
4.97	4.97	-3.20	-3.13	1.76	1.51	2.54	720	0.03

Table 3: Inverter Data

Input	Input	V_P	V_B	Output
A (V)	B (V)	(V)	(V)	Y (V)
0	4.97	0.56	0.05	4.96
4.97	4.97	1.76	0.72	0.03

From 13/6/28

 $\overline{Signature}$