CSE 260 LAB Report

Experiment Name: Implementation of 4 bit Magnitude Companator

submitted by

o ingiun alica Shihob Muhtasim Name :

213016100 Manie (Stani) (S

01

10/12/21

1. Name of the Experiment: Implementation of 4 bit Magnitude comparator.

2 Objective: 1. To draw the circuit that will act as a Magnitude comparator and be able to compare two 4 bits number.

2. For To implement the circuit for 4 bit numbers.

3. Reornined Components and Eornipments:

1) AND Gate

11) AND-3 trate tros inquis mois inque ment

111) AND- 4 crate combredo

IV) NOT orale


v) OR vale in men

VI) OR-4 orate

VII) LED- virien (output)

VIII) LOGICSTATE (Input)

4. Expercimental setup : no alles 9.



A Here I In the out put of our 41bit magnitude comparator setup Liagram: 1)(A = B) = M3 X2 M1 X0 A3B3 + A3B3 + A2B2 + A2B2 + A1B1 + A1+B1 + A0B0 + A0B0 11) (A<B) = A3'B3+1X3A2'B2+ X3X2A1 A0'B0 (111) (A>B) = A3B3+ X3A2B2+ X3X2A1B/+ N3X2X1 These expressions represent the output for each of their objectives which hop's compare Here, in the diagram, Ni = AiBi + Ai Bi

5. Results and Discussions in 1911

Truth table for two one bit numbers magnitude comparator is as follows:

A	B	A=B	A>B	ALB
0	0	1	0	0
0	<u> </u>	0	0	1
1	0	0	1	0
			0	0

From the truth table we get the expressions: F(A:B) = A'B' + AB = (A \ B)'

Now for two 4 bit numbers - they will be earnal if $A_3=B_3$, $A_2=B_2$, $A_1=B_1$, $A_0=B_0$ Let $X_3=A_3B_3+A_3B_3$ $y_2=A_2'B_2'+A_2B_2$ $y_3=A_1'B_1'+A_1B_1$

requiermos soutinhos FIAO BO + AO BO

A(A=B) = XO(X, X2 X3) In case of A>B, A will be graten than B. it any digit from MSB is greater than the same digit of Boo condition: $f(A>B) = (A_3>B_3) + (A_3=B_3)(A_2>B_2) + (A_3=B_3)(A_2>B_2)$ $(A_3=B_3)(A_2=B_2)(A_1>B_1)+(A_3=B_3)(A_2=B_2)$ (A1 = B1) (A0>B0) (F(A)B) = A3B3' + X3A2B2' + X3X2A1B1 + X3X2 X1 A0B0' Interms of finding ALB , A will be less than B if any digit from MSB is tens than B's f (A<B) = (A3 <B3) + (A3=B3) (A2 <B2) + (A3=B3) (Az=Bz) (A1(B1)+(Az=Bz)(Az=Bz)(Az=Bz)(A=B1)(Ao(Bo) SF(ALB) = A3B3+ M2A2/B2+ N3X2A1/B1+N3N2M1

Ao'Bo

a) to implement the circuit of 4 bit magnitude comparator after taking A; and Bi inputs for the two 4 bit numbers where i = 0,1,2,3, we take the ith digit of input of one number with another numbers compliment through AND trate and good again take the second number's ith digit with tirust one's ith digits compliment and get Ai'Bi, Ai Bi'. Then running these through NOR trate are get (A; 'B; + A; Bi) which gives with (A; B; + A; B;) = (A; 'B;) (A; B;) [Demorgan's law]
= (A; + B;) (A; + B;) = (Ai+Bi) (Ai+Bi) - A, Ait A. Bit A(Bi+BiBi = A; Bi + A; B; - Ni

After getting ni where i=0,1,2,3, wer
run all tour of these outputs in an
AND-4 gater which gives ws F(A=B)=x3x2x1,26.

b) To get the output for A>B, we will need 3 And gates AND, AND-3, AND-4 where we will plug N3, A2B2' in AND gates n3, N2, A, B,' in AND-3; N3, N2, N1, Ao Bo' in AND-4 gate. Then by running the output a AND-4 gate. Then by running the output of these thrus AND gates along will A3B3' of these thrus AND gates along will A3B3' through an or gate we will get the expression through an or gate we will get the expression through an or gate we will get the expression through an or gate we will get the expression

c) In order to get the expression for AZB, will will again meed same three AND will gates where we will plug values tor gates where we will plug values tor may 12'Bz in AND; X3, X2A'B, in AND-3 and X3, X2, X1, AOBO in AND-4. Then it we and X3, X2, X1, AOBO in AND-4. Then it we

Run these output with AziBz in an or gate we will get the expression F(AZB) = A3 B3+ N3 A2 B2 +N3 N2 A1B, +N3 N2 M, A0Bo we can achieve of 4 bit magnitude Comparator in cincultanting the offellowing way. where we will plug 43 1/2/82' in AND 10 gote Than by rowning the output of those throws and goder along will these Mondy as ab date me will bet it was 1 (1) 24) = 43 B3 + 43 B3 (4 1812 K) / 181-181-181-181 1 3 10 1 1 coll with apprix meed some there were