


## Lecture 15 : MOS Logic Families 1

Drain and source. Vds.







## Summary:

	NMOS	PMOS
High Voltage at Gate	ON	OFF
Low Voltage at Gate	OFF	ON
Symbol	Outward arrow	Inward arrow

## Logic circuits using CMOS

# Rule 1: If the gate voltage is high/low then NMOS will turn ON/OFF and PMOS will turn ON/OFF and PMOS will turn OFF/ON. If any MOSFET turns on then drain and source terminal would be short circuited.

# Pule 2: Conduction complement: We will design "pull-up network" using PMOS as the conduction complement of "pull-down network" using CMOS.

in series/parallel connection than PMOS are are going be in parallel /series.

Fig. Pull. up network rises the output level to the logical high voltage.

Full down networks declines the output level to the logical low voltage.

