

MIDTERM EXAM

NAME: Shihab Muh tasim

ID : 21301610

FALL 23

Ans to or 1 (A)

$$\begin{aligned}\text{Physical address} &= \text{DS} \times 10 + 2000 \\ &= 10000 + 2000 \\ &= \boxed{12000\text{h}}\end{aligned}$$

Ans to or 1 (B)

Smallest seg num:

$$12000 - \text{FFFF} = 02001\text{h}$$

Rounding up = 02010 h

\therefore smallest segment number 0201 h

Now, offset for this, (c)

$$\begin{aligned}\text{① } 12000 &= 0201 \times 10 + \text{offset} \\ \text{offset} &= \text{FFFO h}\end{aligned}$$

\therefore logical add = $\boxed{0201 : \text{FFFO}}$

Ans to or 1(c)

Physical add = 12000h

$$\textcircled{1} \quad 12000 = 1200 \times 10 + \text{offset}$$

$$\Rightarrow \text{offset} = 0000H$$


Logical add: 1200 : 0000H

$$\textcircled{2} \quad 12000 = 1100 \times 10 + \text{offset}$$

$$\text{offset} = 1000$$

Logical add: 1100 : 1000H

Ans to or 2 (A)



Ans to or 2(B)

Differences between microprocessor and microcontroller :

Microprocessor	Microcontroller
1. It requires intensive processing and has changable programme	1. It has predefined task and unchangeable programme.
2. RAM used is higher and clock speed is higher too.	2. RAM used is lower and clock speed lower too.
3. High power consumption needed and high cost.	3. Low power consumption and low cost.

Ans to or no 2(C)

Pipelining fails when there is a branching problem. For example if there is a condition check, it might just be not true, pipelining still fetches instructions.

Again, When ② certain operations are data dependent. If result of one instruction is needed for another. Then pipelining fails.

Ans to q 3(A)

MOV AX, 2FXY h

MOV BX, FCDF h

2FXY \Rightarrow 00101111 00011111

FCDF \Rightarrow 11111100 11011111

10110101 11111110

Min value of X = 0001 = 1H

Max val of Y = 1111 = FH

Ans to or 3 (B)

- ① $DFI = 0$; since MSB has carry
15th bit also has carry
- ② $AF = 1$; Lower nibble has carry 1
- ③ $SF = 0$; since 16th bit is 0

Ans to 3 (C)

- ① NMI (Non maskable interrupt) will be active as it cannot be stoppable.
Hence $\boxed{NMI = 1}$
- ② Since maskable interrupt can be stopped, $(\overline{INTA} = 1)$ acknowledgement will not send that interrupt accepted so $(\overline{INTA} = 1)$
 $\boxed{INTR = 0}$ will be set as it will be stopped.

Ans to 9(a)

1. `MOV CL [BX]` \Rightarrow Register indirect

Because the address is stored in register then used as addressing indirectly

2. `MOV CL, [BX+SI]`

\Rightarrow Base Plus Index

Since the base register and index register pointing to an offset is used.

3. `RET [1234h]` \Rightarrow Invalid

4. `MOV AX, [BP]` \Rightarrow Register relative

As BP is a base register and BP is a index register.

Ans to 4 (B)

MOV DI, [BP+42h]

byte 1:

100010 1 1
opcode D W

byte 2:

01 111 110
MOD REG R/M

byte 3:

01000010

Hex: 8B7E42 H