

MP - L - 01


- ① MP — in PC, mobile, remote → cause there is programming
— not in fan, life → no programming
- executes the program

② Why not study i-7? Does a traffic light have a cori-7?

③ progress: 8085 → 8086 → 80186
286
386
...

④ MP in PC → CPU → inside the fan

Computer System



② In 8086, memory is RAM & ROM, not the secondary memories.
floppy disc
CD


③ Memory stores data \leftarrow image
song
movie
 \downarrow
how? series of 0s and 1s.

④ Instruction cycle:

1) fetch instr. from memory

2) Decode:

fetchd instr. is 0s and 1s.
understanding the 0s and 1s.



3) Executing

Few basics

<u>Dec</u>	<u>Hex</u>	<u>Bin</u>
0	0 H	0
⋮	⋮	⋮
9	9 H	1001
	A	
	⋮	
	F	

μp uses Hex. system cause
more information can be stored.

ex: for a 4-bit system,

decimal max 9999

hex max FFFF

so, more info. in hex system.

Hex to Bin

35 H → 0011 0101

8 bit num

00 H

⋮

FF H

16 bit num

0000 H

⋮

FFFF H

Power of 2

$$2^{10} = 1k$$

$$2^{11} = 2 \times 1k = 2k$$

$$2^{12} = 2^2 \times 1k = 4k$$

$$2^{13} = 2^3 \times 1k = 8k$$

⋮

$$2^{20} = 1k \times 1k = 1M$$

$$2^{24} = 2^4 \times 1M = 16M$$

$$2^{30} = 2 \times 1k \times 1k \times 1k = 1G$$

$$2^{40} = 1T$$

$$2^{32} = 4G$$

Bus

Addr. bus

Data bus

Control bus

transfers
0s and 1s

4 bit lines — 4 lines in bus

8 " " — 8 " "

L-02


Pipelining

- What makes it faster?

why 2.6 GHz, 3.6 GHz these days?

- Ans is Pipelining

- 8086 → 1st processor to introduce pipelining



- That's why - 2 units in 8086 architecture : one for Fetching, one for executing

— this is 2 staged pipelining

Disadvantages :

1) If a instructions needs its previous one's output for execution, it can't start until the previous one is finished.


2) Branching: If instr. 1's execution tells us to go to instruction 8, and we fetch instr. 2 meanwhile, it has to be discarded. (ex: if-else)

Branch issue solution :

- Branch prediction algorithm
 - decides whether it will branch or not based on previous many decisions.
- (8086 doesn't implement it)

8086 memory banking



- 20 bit address bus
- so, memory size = $2^{20} = 1M$
- 1 memory location contains 1 byte of data



- (16 bit) A D (8 bit)
- ↓ ↑
- mem
- problem? → we want to transfer this data 3412 in one cycle. But we can't generate two addresses in one cycle.

— ~~Stupid soln~~:

— Soln: We want to access 16 bit
i.e. 2 bytes of data in a cycle. So,
have 2 memory chips.



— We can choose addn 00000H and
00001H together. So do we can
00002H and 00003H.

- A_0 selects which bank to choose
- $A_1 - A_{19}$ selects the memory location.
Same mem. location is selected in both banks. That's why $00001H$ and $00002H$ aren't selected together.
- $A_0 = 0 \Rightarrow LB$ selected
- $A_0 = 1 \Rightarrow LB$ not selected

$\overline{BHE} = 0 \Rightarrow HB$ selected

\overline{BHE}	A_0	operation
0	0	R/W 16 bit from both banks
0	1	R/W 8 bit from HB
1	0	R/W 8 bit from LB
1	1	None (idle)


that's the benefit of banking.

We can access either LB/HB/both.

L-03


Memory Segmentation

— 4 segments




— this is the birth of concept of files. In 1970, no computer had files & folders. But files evolved and file is basically a modern version of segments.

— 1 MB memory \equiv 20 bit address
this 20 bit addr. is physical addr. or actual addr. But, while programming, we need a byte compatible address / 16-bit addr.



- every time, u don't give both SA and offset. you give SA at first, then give only offset address.
- 8085 didn't have segmentation. Why? (cause 16-bit address)
- Why segments don't overwrite? cause, if you keep increasing the offset addr., it will reach FFFF at one point and u can't go further. If you could, there'd

be overwrite.




- max. range of a segment
 $0000H \rightarrow FFFFH$

max size of segment = $2^{16} = 64k$
 (Not all segments are 64k)

- Registers

uP (8086)



In short: CS — stores code segment's segment addr.

IP — code segment offset address.

— You give up the segment addr. and offset addr. It's the job of up to convert them to physical address cause up will send PA by 20-bit addr. bus to mem.

$$\begin{aligned} \text{— } PA &= \text{seg addr.} \times 10 + \text{offset} \\ &= CS \times 10 + IP \end{aligned}$$

up does this calculation

— If SS = 3000 H — from what physical address — stack segment starts?
= 30000 H

- want to - start stack segment

at \rightarrow 52350 \rightarrow SS
5235

31430 \rightarrow 3143

52945 \rightarrow ??
..

(possible)

NO!

\downarrow
need to be 10's multiple

- so, if a segment ends at
52340, the next segment can
start at 52350. How?

5234 DS

52340
52341
...

49

4A

4B

...

4F

min size of
a segment
(16 byte) / (10 H)

52350 \leftarrow next segment


cause the next segment can't
start at 52341 or 52342, ...
need to be 10's multiple.

— SP and BP

- after push and pop, $SP \uparrow$ or \downarrow
 SP points to top of stack.
but BP is used for random access of stack.
- BP can point anywhere on stack.
- ex: incoming sms in phone.

— Push, POP

push BX




$SS:[SP-1] \leftarrow BH$

$SS:[SP-2] \leftarrow BL$

$SP \leftarrow SP - 2$

POP BX




$BH \leftarrow SS:[SP]$

$BH \leftarrow SS:[SP+1]$


$SP \leftarrow SP + 2$

L-04

Internal Architecture



: Arithmetic circuit



④ Instr. Q is of 6 bytes, not 6 instr.
instructions can be of different sizes.

④ When 2 bytes location of in Q is free, next 2 bytes of instructions are fetched. If

④ 1 byte is free, nothing will happen.

④ If a half of instr. comes within 2 bytes, any problem?

— No, cause when it reaches bottom of Q, it will be a full instructions.

④ Control section → decodes the instruction

for

Mov BL, 04 H

Control section triggers BL to load value 04 H

for


Add BL, CL

Control section sends add signal to ALU

② operand registers (16 bit)

flag registers (16 bit)

XCHG



Flag Registers

② use slide

④ sign bit - MSB → sign flag

- 8 bit unsigned numbers
0 - 255

- 8 bit signed numbers

Dec: - 128 - - - - 127

Hex: reg: - 80H - - - - - 01H

pos: 00H - - - - - 7FH

(
1000 0000
1111 1111
FF
)

(
0000 0000
0111 1111
)

② sign flag gives wrong sign in case of overflow.

If $OF = 1$, sign flag is wrong
 So, never directly check the sign flag.

Ex:

$$\begin{array}{r} 42H \\ + 23H \\ \hline 65H \end{array}$$

$$\begin{array}{r} 0100 \ 0010 \\ 0010 \ 0011 \\ \hline 0110 \ 0101 \end{array}$$

OF	SF	ZF	AC
0	0	0	0
PF		CF	
1		0	

$$\begin{array}{r} 37H \\ + 29H \\ \hline 60H \end{array}$$

$$\begin{array}{r} 0011 \ 0111 \\ 0010 \ 1001 \\ \hline 0110 \ 0000 \end{array}$$

OF	SF	ZF	AC	PF	CF
0	0	0	1	1	0

$$\begin{array}{r} 42H \\ + 43H \\ \hline 85H \end{array}$$


$$\begin{array}{r} 0100 \ 0010 \\ 0100 \ 0011 \\ \hline 1000 \ 0101 \end{array}$$

OF	SF	ZF	AC	PF	CF
1	1	0	0	0	0

Ⓐ Control Flags :

— controlled by us

TF : trap flag



IF = Interrupt flag :

1 : intupt. enabled



0 : intupt. disabled

DF : Direction flag

1 : auto dec

0 : auto inc

ex: string copy paste



L-05

Addressing modes

: manner in which operand is given

1) Immediate $\xrightarrow{\text{data in instr.}}$ ex: `mov CL, 34H`

2) Register $\xrightarrow{\text{data in reg.}}$ ex: `mov CL, BL`
`INC BX`

3) Direct $\xrightarrow{\text{addr. in instr.}}$ ex: `mov CL, [2000H];`
 $CL \leftarrow DS:[2000H]$
`mov CX, [2000H];`
 $CL \leftarrow DS:[2000H]$
 $CH \leftarrow DS:[2001H]$
`mov [2001H], CL`
 $DS:[2001H] \leftarrow CL$

4)

4) Indirect $\xrightarrow{\text{address in reg.}}$

up takes addr. from registers, then use that address to fetch data
So, indirect.


a) Register Indirect:

mov CL, [BX] ; $CL \leftarrow DS:[BX]$

mov CX, [BX] ; $CL \leftarrow DS:[BX]$

$CH \leftarrow DS:[BX+1]$

Classwork ①



direct
mov CL, [5000H]

indirect
mov BX, 5000H
mov CL, [BX]


advantage:

mov CL, [BX]
INC BX

Accessing
series of
location

in a loop, we can read
data from 5000H then from
5001H, ...


②



take data from location
2000H and put in
3000H.

Ans: mov CL, [2000H]
 mov [3000H], CL

③ block transfer program :



```
mov SI, 2000H
```

```
mov DI, 3000H
```


```
(  
  mov CL, [SI]  
  mov [DI], CL  
  INC SI  
  INC DI  
) loop
```

④ block inversion :

```
mov SI, 2000H
```


```
mov DI, 4000H
```

```
(  
  mov CL, [SI]  
  mov [DI], CL  
  INC SI  
  DEC DI  
)
```



b) Register Relative ($addr \leftarrow reg + displacement$)

mov CL, [BX + 03H]



$CL \leftarrow DS[BX + 03H]$


c) Base indexed ($addr \leftarrow base\ reg. + index\ reg.$)

mov CL, [BX + SI]

$CL \leftarrow DS:[BX + SI]$

mov CL, [BP + SI]

$CL \leftarrow SS:[BX + SI]$



d) Base relative plus indexed :

$$\text{addr} \leftarrow \text{base}_{\text{reg}} + \text{idx}_{\text{reg}} + \text{displacement}$$

mov cl, [BX+SI+03H]

$$\text{CL} \leftarrow \text{DS}:[\text{BX} + \text{SI} + 03\text{H}]$$

mov cl, [BP+SI+03H]

$$\text{CL} \leftarrow \text{SS}:[\text{BX} + \text{SI} + 03\text{H}]$$

5) Implied an operand
is implied

we give nothing, some instructions
are meant for some operands

ex: STC ; set the carry flag
 $\text{CF} \leftarrow 1$

CLC ; $\text{CF} \leftarrow 0$

~~DAA~~ ;

h-06

8086 Minimum Mode

- $\overline{MN}/\overline{MX}$ pin


1 \rightarrow min mode

0 \rightarrow max mode

- min mode - one processor

max mode - multiple "

- Multiplexing -



if $ALE = 0$, $AD_{15}-AD_0$ carries data
1, _____ address


S_4	S_3	
0	0	ES
0	1	SS
1	0	CS
1	1	DS

$S_5 \Rightarrow 0 \Rightarrow IF \Rightarrow 0$
 $1 \Rightarrow IF = 1$
 $S_6 \Rightarrow 0 \Rightarrow 8086 \text{ Bus Master}$
 $1 \Rightarrow \text{Other BM}$
 S_0 , in min mode,
 S_6 will be always
 0 , max mode 1 .

②

M/\overline{IO}	\overline{RD}	\overline{WR}	OP
0	0	1	IOR
0	1	0	IOW
1	0	0 1	Mem R
1	1	0	Mem W

③ generating these signals using
 3:8 decoder




④

Clock :


clock is a tick to the up to change its state.

8086 works at 6MHz clk cycle.

we've to give 6MHz clock to its clk pin, with 33% duty cycle.



⑤



by default, up is the Bm DMA Controller.
 sets $\text{HOLD} = 1$ and up \wedge loses control sends HLDA to DMAC, it
 over bus. DMAC becomes new Bm
 and controls the data transfer betn
 mem. and IO. If DMAC sets HOLD = 0

again, up gets control

① DT/\overline{R} : 1 \rightarrow data transmit
0 \rightarrow data receive


② \overline{DEN} : enable a transceiver connected to up.

generate clock signal :

purpose is to generate 6MHz at 33% duty cycle.

↓
transition happens at mid point - 50% duty cycle

_____ at $\frac{1}{3}$ rd point - 33% d.c.




④ Reset signal provided to 8284, a synch reset signal sent to μp , resets the μp .

⑤ Ready pin used to synch. the μp with slow devices. if Ready = 1, the device is ready, if 0, device not ready, μp waits for the device to be ready.


the device gives Ready signal to 8284, that sends a synchronised Ready signal to μp .

⑥ 8284, generates a 33% duty cycle from a random duty cycle. doesn't just divide by 3.



we produce ¹ pulse from 3 pulses.

Min mode read cycle




for write timing diagram,

changes $\rightarrow \overline{RD} \rightarrow \overline{WR}$

$DT/\overline{P} \rightarrow$ high

$AD_{15}-AD_0 \rightarrow$ $\begin{matrix} \text{A}_0-\text{A}_{15} & \text{D}_0-\text{D}_{15} \\ \uparrow \\ \text{No prop. delay} \end{matrix}$

Max. Mode




① $\overline{RB}/\overline{GT_0}$: 8087 wants to become BM, sends request by $\overline{RB} = 0$, then 8086 sends grants by setting $\overline{GT_0} = 0$.

② $\overline{RB}/\overline{GT_1}$: for another up. have 2 up's so, 8086 can transfer bus controls with it with.

- ④ Locks = 0 : buses will be locked ~~and~~ until current instruction finished
- No intupt allowed
 - No HOLD granted

⑤ In Max mode, no up can generate control signals - cause all ups' control signals will have to connected to RAM and ckt. will be very complicated. to make things simpler, a bus controller 8288 is used.




how does 8288 generate control signals?

ans :	S_2	S_1	S_0		S_2	S_1	S_0	
	0	0	0	INTA	1	1	0	Mem. write
	0	0	1	IO Read	1	1	1	Idle
	0	1	0	IO write				
	0	1	1	Halt				
	1	0	0	Instn. fetch				
	1	0	1	Mem. read				

④

QS ₁	QS ₀	prefetch q. status
0	0	No op
0	1	1st byte taken from queue
1	0	queue empty
1	1	subsequent byte taken

Interrupt



$n = 0 \dots 255$ } 256 interrupts in 8086

④ when $INT\ n$ is called, IP gets the value of corresponding ISR addr, then ISR is executed, while returning IP must get