CSE 260 LAB Assignment Name: Shihab Muhtasim ID: 21301610 sec: 1 (NRT)

Lab sec: 01 Date: 13/11/21

((a+a)+(a+)+(a+a))-(a+a))-(a+a))

CSE 260 Lab Report


1) Name of the Experiment: Parity Generator and checker.

2) Objective: To design and implement an Even parity Generator and Even Parity checker using XOR gates. (10-7486)

3) Reornined components and Eornipments?

1. Logicstate (input)

2. Logic Probe (output) 3. XOR gate



5. Results in Tabulated form:

1) Parity generators output :-

						-
set	Dз	D ₂	Dı	Do	P	
a	0	İ	1 -	1		
ь	١	0	0	1	0	
C	O:	0	, D	0	0	
9	0	1	0	0	١	

Here, the outputs of P are the results of each of the sets of input data D3, D2, D1, D0.

2) Parity Checkers output for given sets of data from the transmitter -

P	D3	Dz	D,	Do	output
0	3	0	1	0	0
l	1	١	1	0.	0
1	1	1)	1
)	0	0	0	0	1

6. Disseussions & In a parity bit generator if the number of 1 is of even number ; it ngives recom Again mitter number of 1 is of odd number. it gives 5/1 as output. Fonthis reason in our si parity generations woutput. we tound 1 in first and last set of inputs as theme are weren numbers of I and received o as output in second and thind set of imputs on there are even numbers of 1. In the parity checken, if the output is zeno, it means the inputs for a partity remain unchanged which shows no erron. Again it output is 1, it stand for an erron.