Fall 23 CSE 341 Final Exam Shihab Muhtasim

ID: 21301610

sec: 6

Ans to or no 1

A) size of IVT of Intel 8086 = 256x4 = 1024 byte= 1 UB

B) INT 33 = 33x4 = 132 = 00084 H

IN IVT:
1SP'S, IP lower byte - 84 H (valu = A0h)

IP Higher byte addrew = 85 H (valu = 15h)

Cs lower byte addrew = 86 H (valu = 02h)

CS Higher byte addrew = 87 H (valu = 14h)

CS = 1A02= H J IP = 15A0: H

Eded the nogonous phonopic hotel . 5

if the confirm pure staff 30 dt it

ISR address = 1A02 ×10 + 15A0

= 1 1 1B5 COh

2 both hex instruction fetched = 6E5Bh

many programme.

CS CamScanner

Actions taken by 8086 when it gets a revorst in INTR pin:

1. It sends two INTA acknowledgement pulses on INTA pin with the first pulse onlying for interrupt vector number and second pulse for getting it

1SR and gets the ISR address for

3. It pushes the flag register in stack eleaving IF and TF-Tlag.

4. Pushes the gegment address and then pushes the IP culdress.

5. Ther loads the ISR address in IP and executes the interrupt.

6. After interrupt execution, It pops the AP, CS, flags and restores to main programme.

Anstor2(A)

i) length of 1 instruction cycle = 160 ns.

ii) Since it takes 16 bit data from unalived word; 9111 new 2 bus cycles to complete one instruction cycle.

:- 160 ns = Q bus cycle

1 1 bus cycle = 80 ns.

iii) Fruor = 1/80ns = 12.5 MHz

1r) Duty cycle = 20-1.

Ton = 20% of 80 = 16 mg

Top = 80-16 = 64 ns

Am to or 2 (B) 74 52-53 D15-D0 7 BHE, A19-A0 A 15 - A 0 AD15-AD0 A19-A16 M/10 doch WR DT/R NJO ALE



Ans to or 2(C)

EM means Emplate processor extinsion flag. If it's set to one a up can test results of extended cores without having to charge anything in hardware levels.

MP means monitor processor extension.

It it set to 1, it'll mean that

MP allows WAIT instruction to Levelop

a sync or extended processor meaning

that it can simultaneously process

more programmes by extending cores.

Ans to or 3

(A) (1) OUT 1234h, AX is invalid.

Reason: As this is a fixed address, it can support upto 8 bits in portal themever the address given is greater than 255. Hence of cannot by accessed.

(B) I 10 addressing tecniorne showed in the 11) OUT DX, AX is a variable addressing tecniorne for only 1/0 mapped 1/0.

Here, a word total is being written in DX. Here, DX represents a point for the 1/0 Levice.

Again in the 3rd instruction MOV[1234h],

AX, the [1234h] represents an address in

memory and not point. This can be used

in memory mapped 1/0 process. Here the

value of AX register (16 Lit) is being stored

in memory. 1239 h and 1235 h

Ansto or 3 (c)

ofinally con will set read/write command to 110 devices to stant the process.

other send a DMA resoust through DREO pin and connected DREO will be 1.3 Then DMA controller will send a Hold Resoust through theo pin to gain control of system bus. Hence, theo =1.

@ CPV will give the DMA bus control by setting the HLDA pin = 1. This is the hold acknowledgement.


3 DMA will send DMA achnodgement to 1/8 Lovices by setting corresponding DACK pin to 1.

DMA will read data from memory and

Write data in 1/0 Leviers.

Hence, $\overline{IOR} = High(1)$ $\overline{IOW} = Low(0)$ $\overline{MEMW} = High(1)$ $\overline{MEMR} = Low(0)$

DAFter data transfer DMA sends Interrupt signal to CPU and DACh is set to 0, CPU disables the HOLD acknowledgement by setting HLDA = 0 and gains system bus control.



$$T = 10+7+10+37+10+43$$
 ms
= 117 ns

". When 126 is served T = 117 ns

Ans to or 4(B)

When a PIC 8259 gets a high signal in the IR pins, It follows some procedures:

1) PIC sends Inturpt to up through INT pin to up's INTR Pin.


1 Then MP sends and acknowledgement through

3 After getting the INTA, PIC starts to rusolve priority using IMR, IRR and ISR rugister.

@ After resolving printity it updates INSR'S value to set the inturrupt that will be executed.

3) At sends the rector number of the current interrupt to up and gets disconnected from up for it to execute the interrupt and rusets.

E However, If the interrupt is senved, a programmer has to set for command to let Pie wow that ISR has ended so that it can set the bit of 1SP to 0. Otherwise new interrupts will not be executed.



Ansto 4(c)

Min PIC reornined to get 50 interrupt neorusts at a time = 1+4+12 = 17

