

① Inverter E

$$E_{\text{source}} = C V_{DD}^2$$

② Capacitor

$$E_{\text{charge}} = \frac{1}{2} C V_{DD}^2$$

$$E_{\text{discharge}} = -\frac{1}{2} C V_{DD}^2$$

③ Activity factor

$$\alpha = \frac{F_{\text{SW}}}{F_{\text{clock}}}$$

④ Power of inv switching

$$P_{\text{switch}} = \frac{E}{T}$$

T_{sw}

$$P_{sw} = \alpha F_{clock} C V_{DD}^{\checkmark}$$

⑤ Metrics:

$$1 \text{ MHz} = 10^6 \text{ Hz}$$

$$1 \text{ GHz} = 10^9 \text{ Hz}$$

$$1 \text{ nF} = 10^{-9} \text{ F}$$

$$1 \text{ fF} = 10^{-15} \text{ F}$$

$$1 \text{ pF} = 10^{-12} \text{ F}$$

$$1 \text{ B} = 10^9, \quad 1 \text{ T} = 10^{12}$$

$$1 \text{ M} = 10^6$$

$$1 \text{ nm} = 10^{-9} \text{ m}$$

$$1 \text{ }\mu\text{m} = 10^{-6} \text{ m}$$

UL Algo

- ① PPA — Power Performance Area
- ② Physical Design:

- ① Partitioning (create block)

- ② floorplan : block place

- 2's sum = 1's other

- ③ placement : gates

- a) global

b) Detailed

(IV) signal routing : wire

→ goal (b) Detailed
✓

(V) Clock tree synthesis (CTS)
- add delay to match gates

(VI) Timing closure : wait

(VII) Partitioning terminology :

- node - gate
- module block

Lees Argo

(I) routing region → where route

- ② sequential routing \rightarrow one by one
 - ③ concurrent routing \rightarrow all
 - ④ rule of thumb \rightarrow no bend
-

Power formula prove

$$\textcircled{1} P = VI \quad \textcircled{2} E = Pt$$
$$= VIt$$

Now,

$$dE = P dt$$

$$E = \int_0^{V_{DD}} VI dt$$

$$= \int_0^{V_{DD}} V \cdot C \frac{dV}{dt} dt$$

$$= C \int_0^{V_{DD}} V dV$$

$$= \frac{1}{2} C V^2$$

Now,

$$E_{\text{source}} = CV \int_0^{V_{DD}} 1 dv$$

$$= CV^2$$

Now,

$$P_{\text{sw}} = \frac{E}{T_{\text{sw}}} = f_{\text{sw}} E$$

$$= f_{\text{sw}} C V_{DD}^2$$

$$= \alpha F C V_{DD}^2$$

$$\alpha = \frac{f_{\text{sw}}}{f_c}$$

$$\Rightarrow f_{\text{sw}} = \alpha f_c$$