# Computer-Aided VLSI System Design Homework 5: APR

TA: 吳秉陞 r10943007@ntu.edu.tw Due Tuesday, Dec. 5, 14:00

# **Data Preparation**

- 1. You would need related files below to finish APR
  - (You can find all files under /home/raid7\_4/raid1\_1/ PnR/SOCE\_Lab/library)
    - design
      - A. Your core syn.v from HW3
      - B. Your core syn.sdc from HW3
    - celtic
      - A. slow.cdB
    - Capacitance Table
      - A. tsmc013.capTbl
    - tsmc13\_8lm.cl
      - A. icecaps\_8lm.tch
    - gds
      - A. tsmc13gfsg\_fram.gds
      - B. sram \*.gds (in sram lef.zip)
    - lef
      - A. tsmc13fsg 8lm cic.lef
      - B. antenna\_8.lef
      - C. sram \*.vclef (in sram lef.zip)
      - D. sram\_\*\_ant.lef (in sram\_lef.zip)
    - lib
      - A. slow.lib
      - B. sram \* slow syn.lib
    - streamOut.map

### Introduction

In this homework, you should use Innovus to do P&R using your design in **HW3**. Note that the .sdc file are not provided to you. You should create them by yourself.

## **Specifications**

- 1. Top module name: core
- 2. Only use worst case library for APR.
  - AV\_func\_mode\_max for both Setup Analysis View and Hold Analysis View
- 3. Generate core\_syn.sdc from synthesis stage by below command:

```
write_sdc Netlist/core_syn.sdc -version 1.8
```

- 4. Process related to IO Pad can be skip.
- 5. Process related to scan chain can be skip
- 6. At least one power stripe in your design.
- 7. Use below command to analyze the area (analyzeFloorplan destroys the design. Remember to save your design files first!!)

```
innovus #> analyzeFloorplan
```

8. Use below command to check the critical path

```
innovus #> report_timing -max_path 1
```

9. Remember to merge sram.gds when stream-out core.gds

## **Design Description**

- 1. Perform place & route using Innovus.
- 2. Run simulation after APR
  - Remember to modify the name of .sdf file in your testbench.

### **Submission**

- 1. Create a folder named **studentID** hw5, and put all below files into the folder
  - core cts.sdc (sdc file for clock tree synthesis)
  - core.gds
  - core\_pr.v
  - core\_pr.sdf
  - mmmc.view
  - design.txt
  - report.pdf

Note: Use **lower case** for the letter in your student ID. (Ex. r07943001 hw1)

2. Compress the folder studentID\_hw5 in a tar file named studentID\_hw5\_vk.tar (k is the number of version, k = 1, 2, ...)

```
tar -cvf studentID_hw5_vk.tar StudentID_hw5
```

TA will only check the last version of your homework.

Note: Use **lower case** for the letter in your student ID. (Ex. d06943027\_hw5\_v1)

3. Submit to NTU COOL

## **Grading Policy**

1. TA will run your code with following command. Make sure to run this command with no error message. (sram.v refers to sram applied in your design)

```
vcs testbench.v core_pr.v tsmc13_neg.v sram.v -full64 -R \
-debug_access+all +v2k +maxdelays -negdelay +neg_tchk +define+SDF+tb0
```

- 2. APR report: **60%**
- 3. Correctness of file submission: 10%
- 4. Correctness of mmmc. view setting: 10%
- 5. Correctness of simulation after APR: 20%