# Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Dec. 5, 14:00

Student ID:b09901081

Student Name:施伯儒


## **APR Results**

## 1. Fill in the blanks below.

Design Stage	Description	Value	
P&R	Number of DRC violations (ex: 0)	0	
	(Verify -> Verify Geometry)		
	Number of LVS violations (ex: 0)	0	
	(Verify -> Verify Connectivity)	0	
	Die Area (um²)	489062.43	
	Core Area (um²)	290445.51	
Post-layout	Clock Davied for Dest levent Simulation (av. 10mg)	5.00ns	
Simulation	Clock Period for Post-layout Simulation (ex. 10ns)		
	E TA		
(If not,	From TA		

#### **Questions and Discussion**

1. Attach the snapshot of CCOpt Clock Tree Debugger result (5%).



2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
VERIFY DRC ..... Sub-Area: {530.400 0.000 699.200 176.800} 4 of 16
VERIFY DRC ..... Sub-Area : 4 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {0.000 176.800 176.800 353.600} 5 of 16
VERIFY DRC ..... Sub-Area : 5 complete 0 Viols.
VERIFY DRC ...... Sub-Area: {176.800 176.800 353.600 353.600} 6 of 16
VERIFY DRC ..... Sub-Area : 6 complete 0 Viols.
VERIFY DRC ...... Sub-Area: {353.600 176.800 530.400 353.600} 7 of 16
VERIFY DRC ..... Sub-Area : 7 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {530.400 176.800 699.200 353.600} 8 of 16
VERIFY DRC ..... Sub-Area : 8 complete 0 Viols.
VERIFY DRC ...... Sub-Area: {0.000 353.600 176.800 530.400} 9 of 16
VERIFY DRC ..... Sub-Area : 9 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {176.800 353.600 353.600 530.400} 10 of 16
VERIFY DRC ..... Sub-Area : 10 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {353.600 353.600 530.400 530.400} 11 of 16
VERIFY DRC ..... Sub-Area : 11 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {530.400 353.600 699.200 530.400} 12 of 16
VERIFY DRC ..... Sub-Area : 12 complete 0 Viols.
VERIFY DRC ...... Sub-Area: {0.000 530.400 176.800 699.460} 13 of 16
VERIFY DRC ..... Sub-Area : 13 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {176.800 530.400 353.600 699.460} 14 of 16
VERIFY DRC ..... Sub-Area : 14 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {353.600 530.400 530.400 699.460} 15 of 16
VERIFY DRC ..... Sub-Area : 15 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {530.400 530.400 699.200 699.460} 16 of 16
VERIFY DRC ..... Sub-Area : 16 complete 0 Viols.
Verification Complete: 0 Viols.
*** End Verify DRC (CPU: 0:00:01.4 ELAPSED TIME: 1.00 MEM: 1.0M) ***
```

\*\*\*\*\*\* End: VERIFY CONNECTIVITY \*\*\*\*\*\*\*

Verification Complete : 0 Viols. 0 Wrngs.

(CPU Time: 0:00:00.4 MEM: 0.250M)

3. Attach the snapshot of the timing report for **setup time and hold time** with no

#### timing violation (post-route). (5%)

timeDesign Summary										
Setup views included: av_func_mode_max										
Setup mode	al	l   reg	2reg	in2reg	reg2out	in2out	default			
WNS (r   TNS (r   Violating Pa   All Pa	ns):  0.0 ths:  0	00   0.	069 000 0	0.252 0.000 0 427	1.351   0.000   0   16	N/A   N/A   N/A   N/A	0.000   0.000   0   0   0   0   0   0			
+	       Nr nets	+   Wor	To Worst Vio   Nr nets		i					
max_cap   max_tran   max_fanout   max_length	0 (0)   0 (0)   0 (0)   0 (0)			.000   .000   0	0 (0) 0 (0) 0 (0) 0 (0)					

timeDesign Summary									
Hold_views_included:									
av_func_mode_max									
<b>+</b>				+		: :			
Hold mode	all	reg2reg	in2reg	reg2out	in2out	default			
WNS (ns):	0.526	0.526	2.348	3.182	N/A	0.000			
TNS (ns):		0.000	0.000	0.000	N/A	0.000			
Violating Paths:		0	0	0	N/A	0			
All Paths:	649	319	427	16	N/A	0			
+			+	+		++			
D 11 20 0450									
Density: 36.015%									

4. Show the critical path after post-route optimization. What is the path type? (10%) (The slack of the critical path should match the smallest slack in the timing report) Path type: reg to reg

```
Path Groups: {reg2reg}
Analysis View: av_func_mode_max
                                 0.488
Other End Arrival Time
                                 0.181
 Setup
+ Phase Shift
                                 5.000
+ CPPR Adjustment
                                 0.000
= Required Time
                                5.306
 Arrival Time
                                 5.289
= Slack Time
                                 0.017
     Clock Rise Edge
                                      0.000
     + Clock Network Latency (Prop) 0.499
     = Beginpoint Arrival Time
                                     0.499
                                              Cell
                                                        | Delay | Arrival | Required
          Instance
                              Arc
                                                               | Time |
                                                                               Time
                   | CLK ^
                                                                                0.516
                                                                    0.499 |
                         CLK ^ -> Q[5] v
      mem | U4262 | FE_DBTC65_n4684 | U2305 | U4036
                                          | sram_4096x8 |
                                                          2.680 |
0.145 |
0.141 |
                                                          2.680
                                                                    3.178 |
                                                                                3.196
                         A v -> Y ^
                                                                   3.324 |
3.465 |
                                                                               3.341
                                            NAND2X6
                         A ^ -> Y v
                                            INVX6
                                                                                3.482
                                                          0.196 j
                         B v -> Y v
                                            AND2X2
                                                                     3.661
                                                                                3.678
                         A0 v -> Y v
                                                          0.331
0.180
                                                                     3.991
       U4026
                                            A022X1
                                                                                4.009
                                                                     4.171
                         AN v -> Y v
       U3788
                                            NAND2BX2
                                                                                4.189
                         A v -> Y v
                                                                    4.357
       U4171
                                            AND3X2
                                                         0.185
                                                                                4.374
                                                                    4.595
                         A1 v -> Y v
       U4824
                                            0A21X4
                                                          0.238
                                                                                4.612
                                                          0.264
       U3611
                         D v -> Y v
                                            AND4X1
                                                                     4.859
                                                                                4.876
                         A0 v -> Y ^
                                                          0.187
                                                                                5.063
       U4064
                                           0AI32X1
                                                                     5.046
                         B ^ -> Y ^
B ^ -> Y v
                                                                     5.215
       U3827
                                            OR2X2
                                                          0.169
                                                                                5.232
       U3829
                                            NAND3X1
                                                          0.074
                                                                     5.289
                                                                                5.306
                       j D v
                                            DFFRX1
                                                                     5.289
                                                                                5.306
                                                         0.000
       psum_r_reg_17_
```

5. Attach the snapshot of GDS stream out messages. (10%)

```
Merging with GDS libraries
Scanning GDS file library/gds/tsmc13gfsg_fram.gds to register cell name .....
Scanning GDS file sram_lef/sram_4096x8.gds to register cell name .....

Merging GDS file library/gds/tsmc13gfsg_fram.gds .....

****** Merge file: library/gds/tsmc13gfsg_fram.gds has version number: 5.

****** Merge file: library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.

******* unit scaling factor = 1 ******

Merging GDS file sram_lef/sram_4096x8.gds .....

****** Merge file: sram_lef/sram_4096x8.gds has version number: 5.

******* Merge file: sram_lef/sram_4096x8.gds has units: 1000 per micron.


******* unit scaling factor = 1 ******


######Streamout is finished!
```

6. Attach the snapshot of the final area result. (5%)

```
Start to collect the design information. Build netlist information for Cell core.
Finished collecting the design information.
Average module density = 1.000.
Density for the design = 1.000.
       = stdcell area 81320 sites (138033 um^2) / alloc area 81320 sites (138033 um^2).
Pin Density = 0.\overline{0}9721.
_ = total # of pins 16633 / total area 171112.
*********************** Analyze Floorplan *********************
     Die Area(um^2) : 489062.43
     Core Area(um^2)
                                    : 290445.51
     Chip Density (Counting Std Cells and MACROs and IOs): 53.654%
     Core Density (Counting Std Cells and MACROs): 90.345%
Average utilization : 100.000%
     Number of instance(s)
                                    : 13963
                                  : 1
     Number of Macro(s)
     Number of IO Pin(s)
                                   : 33
     Number of Power Domain(s): 0
    ****************** Estimation Results ****************
```

7. Attach the snapshot of your final layout after adding core filler. (Remember to





8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)

盡量靠邊邊放,且 io 接口盡可能朝中心,為了方便後續繞線不會繞一大圈,而且也能預留一大塊完整空間。