



# Verilog Simulation & Debugging Tools

數位電路實驗

Author: Trumen









#### Outline

- NC-Verilog
- nWave
- Verdi







# NC-Verilog







# Introduction to NC-Verilog

- The Cadence® NC-Verilog® simulator is a Verilog digital logic simulator.
- We can use NC-Verilog to
  - Compiles the Verilog source files.
  - Elaborates the design and generates a simulation snapshot.
  - Simulates the snapshot.





# Before Using NC-Verilog

- Source the environment settings of CAD tools.
  - > source /usr/cadence/cshrc
- If you try entering the command "ncverilog" but it turns out "command not found," it means there's something wrong with the "\*.cshrc" file or the software license is out of date.





# Running Verilog (1/2)

Run the Verilog simulation:

```
ncverilog Lab0_alu_tb.v Lab0_alu.v +access+rw
```

Another choice of running Verilog simulation:

```
ncverilog -f Lab0_alu_file.f +access+rw
```

```
In Lab0_alu_file.f

Lab0_alu_tb.v

ab0_alu.v

~
```





# Running Verilog (2/2)

 "+access+rw" is added to enable waveform file dumping.

 \*.fsdb has smaller file size than \*.vcd. But \$fsdbDumpfile cannot work without sourcing verdi.cshrc.







#### Simulation Results

 Check the simulation result to see if the Verilog design is finished correctly.

```
ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
Loading snapshot worklib.testbench:v ...... Done
*Novas* Loading libsscore_ius102.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.04, Linux, 04/10/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
*Novas* : Create FSDB file 'exp2 rsa.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
Congratulations! All data have been generated successfully!
            -----PASS-----
Simulation complete via $finish(1) at time 100046010 NS + 0
./testbench.v:177
                        $finish;
ncsim> exit
```





# nWave









#### Introduction to nWave

- nWave is one of the best waveform (\*.vcd or \*.fsdb) viewer.
- We can debug easily by checking the waveform file dumped during simulation.









# Before Using nWave

- Source the environment settings of CAD tools.
  - > source /usr/cad/synopsys/CIC/license.csh
  - > source /usr/spring\_soft/CIC/verdi.cshrc







#### Start nWave

Type the following command:

#### nWave &

 Also, the token "&" enable you to use the terminal while Verdi is running in the background.










## Open the FSDB File
























# **Choose Signals**














#### Browse the Whole Waveform












### Browse the Specified Interval























### Search for Specified Signal























#### Change Sign Representation








#### Change Radix Representation




















## **Change Signal Position**
























# Signal Aliasing

























#### Reload the Waveform

 Remember to reload the waveform whenever finishing another Verilog simulation.









# Verdi







#### Introduction to Verdi

- The Verdi Automated Debug System is an advanced open platform for debugging digital designs with powerful technology that helps you:
  - Comprehend complex and unfamiliar design behavior.
  - 2. Automate difficult and tedious debug processes.
  - Unify diverse and complicated design environments.





# Basic Function (1/2)

#### nTrace

- A source code viewer and analyzer that operates on the knowledge database (KDB) to display the design hierarchy and source code (Verilog, VHDL, SysmVerilog, SystemC, PSL, OVA, mixed) for selected design blocks.
- The main window of Verdi.







# Basic Function (2/2)

#### nWave

 A state-of-the-art graphical waveform viewer and analyzer that is fully integrated with Verdi's source code, schematic, and flow views.

#### nSchema

 A schematic viewer and analyzer that generates interactive debug-specific logic diagrams showing the structure of selected portions of a design.

These two tools can be opened through nTrace.





#### Start Verdi

Type the following command:

#### verdi &

 Also, the token "&" enable you to use the terminal while Verdi is running in the background.














#### nTrace
















































## nSchema

```
<Novas:nTraceMain:1> testbench testbench (testbench.v) (on cad28)
File Exploration View Source Trace Tools Window
                                                                                 Help
√ 🚜 😘 Selected: 🂸
         New Schematic
                                 8 module testbench:
■  testbench ■
   🔒 top (exp2_rsa)
                                11 //==== signal declaration =======
Analyzing...
  source file "testbench.v"
  source file "exp2_rsa.v"
Linking... 0 error(s), 0 warning(s)
Total 0 error(s), 0 warning(s)
```














































## nWave


```
<Novas:nTraceMain:1> testbench testbench (testbench.v) (on cad28)
File Exploration View Source Trace Tools Window
                                                                                 Help
√ 🚜 😘 Selected: 🂸
      New Waveform
                                8 module testbench:
■ ₩ testbench
   🛜 top (exp2_rsa)
                                11 //==== signal declaration =======
Analyzing...
  source file "testbench.v"
  source file "exp2_rsa.v"
Linking... 0 error(s), 0 warning(s)
Total O error(s), O warning(s)
```




























































## Reference

- "Cadence NC-Verilog Simulator Tutorial" by Cadence
- 2. "Introduction to Verdi" by Abel Hu
- 3. "Verdi<sup>3</sup> datasheet" by Synopsys



