## DSD HW2 B09901081 施伯儒

1. Cycle: 3.8ns

2. Area:

Number of ports:	836								
Number of nets:	6891								
Number of cells:	6204								
Number of combinational cells:	5164								
Number of sequential cells:	1024								
Number of macros/black boxes:	0								
Number of buf/inv:	982								
Number of references:	131								
Combinational area:	59594.016076								
Buf/Inv area:	9695.548827								
Noncombinational area:	29974.387074								
Macro/Black Box area:	0.00000								
Net Interconnect area:	740043.746429								
Total cell area:	89568.403150								
Total area:	829612.149579								

3. AT: 89568.403150\*3.8 = 340359.932

## 4. No latch:

Inferred memory devices in process in routine CHIP line 168 in file '/home/raid7_2/userb09/b09081/NTUEE_DSD/DSD_HW2/verilog/CHIP.v'.																					
l	Register Name	I	Ту	pe	ı	Width	T	Bus	I	МВ	I	AR	I	AS	I	SR	١	SS	I	ST	I
	addr_r_reg	I	Flip	-flop		32	١	Υ		N	I	N	I	N	I	N	١	N	I	N	I
	ng: /home/rai VER-318)	 d7_2	 /user	 b09/b	096	081/NT	JEE	_DSD	/[	SD_	ΗW	  2/v	er	rilo	og/	/CH	IP.	.v:2	202	: :	 s igi
Inferred memory devices in process in routine reg_file line 205 in file '/home/raid7_2/userb09/b09081/NTUEE_DSD/DSD_HW2/verilog/CHIP.v'.																					
l	Register Name	I	Ty	pe	١	Width	I	Bus	I	МВ	I	AR	I	AS	I	SR	١	SS	١	ST	I
l	mem_reg	I	Flip	-flop		1024	I	Υ	I	N	I	N	I	N	I	N	١	N	I	N	I
======================================														_							
blo	ck name/line	In	puts	Out	put	s   #	se	l in	pι	ıts	I										
	 eg_file/197 eg_file/198		32 32	1	2			5 5													
Inferred memory devices in process in routine CHIP line 168 in file '/home/raid7_2/userb09/b09081/NTUEE_DSD/DSD_HW2/verilog/CHIP.v'														.v'.							
l	Register Name		Ту	/pe		Width		Bus		MB	١	AR	١	AS		SF	₹	SS	١	S٦	ΓΙ
l	addr_r_reg		Flip	-flop	o	32	I	Y		N		N	١	N	١	N	١	N	١	N	١