



IC Design HW3 Tutorial

Ming-Shan Huang Professor : Tzi-Dar Chiueh 2022/11/10



Outline

- Introduction to Verilog
 - Module
 - Value & number
 - Data type
- Neverilog simulation & nWave tool





Introduction to Verilog

Module
Value & Number
Data Type



What is Verilog

- Verilog is a Hardware Description Language (HDL)
 - Describe digital electronic system at multiple levels of abstraction
 - Model the timing
 - Express the *concurrency* of the system operation
 - Test the system



Behavioral Model of Circuits

System

Algorithm

Increasing behavioral abstraction

Architecture

Register Transfer Level

Gate Level

Transistor Level

Increasing detailed realization & complexity



Verilog-Supported Levels of Abstraction

Behavioral

- High
- Structural and procedural like the C programming language
- Describe algorithm level and RTL level Verilog models
- Register Transfer Level (RTL)
 - Describe the flow of data between registers and how a design process these data.

Structural


- Describe gate-level and switch-level circuits.

low



The Verilog Module


- Basic building blocks.
- Begin with module, end with endmodule



module <module name>(<port lists>);

//module description


endmodule





Module Ports

- Modules communicate through ports
 - input
 - output
 - inout (bidirectional)



```
module FA1(CO,S,A,B,CI);
  output S,CO;
  input A,B,CI; //module description
endmodule
```



4-Value Logic System

- 0
 - zero, false, low
- 1
 - one, true, high
- Z
 - high impedance, floating
- X
 - unknown, occurs at un-initialized storage elements or un-resolvable logic conflicts



Value and Number

- [[<size>]'<radix>]<value>
 - Size
 - The size in bits
 - Default size is 32 bits
 - Radix
 - b (binary), o (octal), d (decimal), h (hexadecimal)
 - Default radix is decimal
 - Value
 - Any legal number in selected radix, including "x" and "z"
- Radix and value are case-insensitive



Value and Number - Examples

```
4'b1001 // 4-bit binary
5'd3 // 5-bit decimal
12'h7ff // 12-bit hexadecimal
3'bx10 // 3-bit binary with
unknown MSB
```

- 4'b101x // 4-bit binary with unknown LSB
- 12'hx // 12-bit unknown
- -8'd6 // phrase as -(8'd6)

underline usage

```
- 16'b0001_0101_0001_1111
```

- 32'h12ab_f001

X and Z is sign-extended

```
- Ex. 12-bit a
a = 'h x; // yields xxx
a = 'h 3x; // yields 03x
a = 'h 0x; // yields 00x
```





Data Type Classes

wire

- wire [MSB:LSB] variables;
- input, inout, output are default to be wire.
- Used to describe combinational circuit!

reg

- reg [MSB:LSB] variables
- Used to describe combinational or sequential circuit.



Assign a value to wire

wire

```
"assign "
wire a;
assign a = 1'b1;
Output port
wire a;
wire b;
assign b = 1'b0;
NOT n0(a, b);
```


Every wire can be only assigned once!!!

```
wire a;
wire b;
assign b = 1'b0;
NOT n0(a, b);
assign a = 1'b0; //Wrong!!!
```




Module Instances (1/2)

 Create a higher-level system by connecting lower-level components





Module Instances (2/2)



```
module Reg2_2 (q, d, clk, rst);

output [1:0] q;
input [1:0] d;
input clk, rst;

wire [1:0] w;

Reg2 r0(w, d, clk, rst);
Reg2 r1(q, w, clk, rst);
endmodule
```



Net Concatenations

Representation	Meaning
{b[3:0],c[2:0]}	{b[3],b[2],b[1],b[0],c[2],c[1],c[0]}
{a,b[3:0],w,3'b101}	{a,b[3],b[2],b[1],b[0],w,1'b1,1'b0,1'b1}
{4{w}}	{w,w,w,w}
{b,{3{a,b}}}	{b,a,b,a,b,}

wire a; assign a ={b[3:0],c[2:0]};



Standard Cell Library (lib.v)

- Choose what you need
- Compose your circuit according to I/O connections

```
module AN3(Z,A,B,C);

output Z;
input A,B,C;

// netlist
and g1(Z,A,B,C);

// specify block, declare local
// timing constant
specify
```

```
// delay parameters
specparam Tp_A_Z = 0.275;
specparam Tp_B_Z = 0.275;
specparam Tp_C_Z = 0.275;
// path delay (full connection)
( A *> Z ) = ( Tp_A_Z );
( B *> Z ) = ( Tp_B_Z );
( C *> Z ) = ( Tp_C_Z );
endspecify
```

endmodule



Standard Cell Library (lib.v) - 2/2

- IV // not
- AN3
- AN4
- AN2
- EN // xnor
- EN3
- EO // xor
- EO3
- FA1 // full adder
- FD1 // DFF
- FD2

- ND2 // nand
- ND3
- ND4
- NR2 // nor
- NR3
- OR2 // or
- OR3
- OR4
- HA1 // half adder
- MUX21H // 2-to-1 MUX



Notification

• In this HW, all the logic operation MUST consist of standard cell. You can NOT use logic operators.

```
wire a, b, c;
AN2 an(a, b, c);
```




Example

```
module ADDER (out, in1, in2);
                                   in2[1]
                                       In1[1]
                                               in2[0]
                                                   in1[0]
  output [2:0] out;
  input [1:0] in1, in2;
                                     FA1
                                                  FA0
  wire c;
                                     out[1]
                                                  out[0]
  FA1 fa0(c, out[0], in1[0], in2[0], 1'b0);
  FA1 fa1(out[2], out[1], in1[1], in2[1], c);
endmodule
```




Flow chart



All these files should be placed under the same folder



Your Job



```
module kendall(kendall, i0_x, i0_y,
i1_x, i1_y, i2_x, i2_y, i3_x, i3_y);
  input [3:0] i0_x, i0_y, i1_x, i1_y, i2_x,
i2_y, i3_x, i3_y;
  output [3:0] kendall;
// Write your design here
                [?:0] ...;
  wire
  My_module_0 M0(?, ?, ..., ?);
  My_module_x Mx(?, ?, ..., ?);
endmodule
```






Neverilog Simulation & nWave Tool



Test and verification your circuit

By applying input patterns and observing output responses

Testbench





Compile and debug (1/4)

- Source
 - source /usr/cadence/cshrc
- Include the testbench & lib.v files to run simulation
 - ncverilog +access+r tb_kendall.v kendall.v lib.v



Compile and debug (2/4)

ncverilog tb kendall.v kendall.v lib.v +access+r

Congratulations! Your critical path is below 4!

Simulation complete via \$finish(1) at time 105 US + 0



Compile and debug (3/4)

```
There are more than 100 errors!! So the following error message will be pruned!!
Error!!! There is something wrong with your code ...!
                 1792 errors! Your score in correctness part is 32.83. Accuracy is 82.08 %
There are
-----The test result is .....FAIL
```



Compile and debug (4/4)

Use tb_kendall_pattern.v as your testbench.

```
$ ncverilog tb_kendall_pattern.v kendall.v lib.v +access+r
```

```
MINECELL FORE OUTPUT THE
[ERROR] The golden in
                              1117 is 0xc, but your output is 0xf
[ERROR]Your output in
                                            1999
                                                  has
                              1000 ~
                                                                 1 errors.
[COKKECT] YOUR OULPUL IN
                                 ∠∪∪∪ ~
                                                     is correct.
[CORRECT] Your output in
                                 3000 ~
                                               3999 is correct.
[CORRECT] Your output in
                                 4000 ~
                                               4999
                                                      is correct.
[CORRECT] Your output in
                                               5999 is correct.
                                 5000 ~
[CORRECT] Your output in
                                 6000 ~
                                               6999
                                                      is correct.
```






Execute nWave & Open *.fsdb


- Execute : nWave &
- Open waveform file:

– File -> Open -> max_mode.fsdb






Get signals






Find Top Module & Choose signals





Change the radix to be decimal

Select the signal you want to change first.







Reminder

- Due to 2022/11/24 09:00
- Any further questions, please contact...
 - r10943003@ntu.edu.tw