
# 積體電路設計 hw2 B09901081 施伯儒


## 第一題:

(1) NR2: INPUT:A, B OUTPUT:OUT

### a~c:



d~e:





```
.inc '90nm bulk.l'
.SUBCKT NR2 DVDD GND In-A In-B Out
*.PININFO DVDD:I GND:I In-A:I In-B:I Out:O
MMA N Out In-A GND GND
                          NMOS 1=0.1u w=0.25u
                                               m=1
MMB N Out In-B GND GND NMOS 1=0.1u w=0.25u
                                               m=1
MMA P NODE In-A DVDD DVDD PMOS 1=0.1u w=0.5u
                                               m=1
MMB P Out In-B NODE DVDD PMOS 1=0.1u w=0.5u
                                               m=1
.ENDS
Vdd DVDD
            0
                1
Vss GND
           0
               0
Vin In-A
           0 pulse (0 1 0 100n 100n 800n 2u)
Vin In-B
           0 pulse (0 1 0 100n 100n 800n 4u)
         GND In-A In-B Out
                                NR<sub>2</sub>
x1 DVDD
.tran 10n 7u
.option post
```

f:沒有遇到問題。

# (2):FA2 INPUT:A, B, Ci OUTPUT:Co, S

## a~c:






d~e:



```
| MM6_P2_1 N3 A DVDD DVDD PMOS l=0.1u w=0.5u m=1 | MM6_P2_2 N3 B DVDD DVDD PMOS l=0.1u w=0.5u m=1 | MM6_P2_3 Z Ci N3 DVDD PMOS l=0.1u w=0.5u m=1 | MM6_P2_3 Z Ci N3 DVDD PMOS l=0.1u w=0.2su m=1 | MM6_N2_1 N4 A GND GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_2 N4 B GND GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N4 GND NMOS l=0.1u w=0.2su m=1 | MM6_N2_3 Z Ci N
```

# f.S的輸出有 spikes。

### 第二題:



第三題:

