

### RISCV Final Project

#### **RISC-V Compressed ISA Extension**

Speaker: Alex, Lin

Advisor: Prof. An-Yeu Wu

Date:2019/05/16



#### **Outline**

- Introduction
  - What is RVC?
  - Why do we need RVC? (Advantages)
- A Closer Look of C-instructions
  - Register-based load / store instructions
  - Control transfer instructions
  - Integer computational instructions
- Implementation Issues of C extension
  - Instruction decoding
  - PC increment
  - Address alignment issues



#### What is RVC?

- A set of 16-bit instructions
- A standard extension designed under the constraint that each RVC instruction can be expanded into a single 32-bit instruction in either the base ISA or the F and D standard extension
  - One-to-one mapping
  - $\bullet$  E.g. *C.ADDI* expands to *addi* rd, rd, nzimm[5:0]

15	13 $12$	11 7	7 6 2	1	0
funct3	imm[5]	rd/rs1	imm[4:0]	op	
3	1	5	5	2	
C.ADDI	nzimm[5]	$\operatorname{dest}$	nzimm[4:0]	C1	

- Goal efficiently reduce the code size.
  - ❖ Principle 1: the most common 32-bit instructions → 16-bit versions
  - Principle 2: avoid duplicated or meaningless encodings



### **Compression Schemes**

- How is compression achieved?
  - 1. Small immediate
  - ❖ 2. Specify the base register (i.e. x0, x1, or x2)
  - 3. Source and destination are the same register
  - ❖ 4. Use x8~x15 only
  - ❖ E.g. C.JAL (scheme 1, 2)


	Immediate	e (offset)	rd	Func / OP code
C.JAL	offset[11:1]	11 bits	x1	5 bits
JAL	offset[20:1]	20 bits	5 bits	7 bits

❖ E.g. C.ANDI (scheme 1, 3, 4)

	immediate	rs1	rd	Func / OP code
C.ANDI	6 bits	<b>3</b> b	oits	7 bits
ANDI	12 bits	5 bits	5 bits	10 bits




#### Advantages – I: Performance






## Advantages – II: Lightweight

Motivation: Few decades ago, the size of memory is limited







- New tech, new demand
  - embedded systems, IOT, and wearable tech

Compression is an indispensable member that boosts the new-generation trend





# C Instructions – A Closer Look

Register-based Data Transfer instr.

C.LW

C.SW

Control Transfer instr.

C.J

C.JAL

C.JR

C.JALR

C.BEQZ

C.BNEZ

Integer Computational instr.

C.ADDI

C.SLLI

C.SRLI

C.SRAI

**C.ANDI** 

C.MV

C.ADD

**C.NOP** 



## **Overview of Compressed ISA - I**

- Instructions in cache
  - To improve code density, all instructions can be aligned on any 16-bit boundary
  - ❖ A write-through cache may look like:


	I6L	I:	5	C4	Į:	3	C2	C1
	C12	C11	l1	0	C9	C8	<b>C7</b>	I6H
:								
:								
valid / tag				da	ata			1

❖ A result is that in machines that supports C extension, target addresses of jump / branch instructions are relaxed to 16-bit boundary.




## **Overview of Compressed ISA - II**

- How to recognize a compressed instruction?
  - RISC-V encodes the instruction length with the least significant bits



- Known as soon as the first half-word of an instruction is fetched!
- Fixed position for sign-extending bit







### Register-based Load / Store – I

In RVC, there are two register-based compressed data transfer instructions for RV32I: C.LW and C.SW

15	13	12 10	9 7	6 5	4 2	1	0
	funct3	$_{ m imm}$	${ m rs}1'$	$_{ m imm}$	$\mathrm{rd}'$	op	
	3	3	3	2	3	2	
	C.LW	offset[5:3]	base	offset[2 6]	$\operatorname{dest}$	C0	
15	5 13	12 10	9 7	6 5	4 2	1	0
	funct3	$_{ m imm}$	${ m rs}1'$	$_{ m imm}$	rs2'	op	
	3	3	3	2	3	2	
	C.SW	offset[5:3]	base	offset[2 6]	$\operatorname{src}$	C0	

offset [6:2] x8 ~ x15

2'b00

- Observations
  - 1. offset[6] is not the first bit in the immediate field (not like in RV32I)
  - 2. The least significant bit specified is offset[2] rather than offset[0]



## Register-based Load / Store – II

- The notable differences of C.LW / C.SW from LW / SW lie in the way their immediates (byte offsets) are obtained.
  - 1. Zero-extend the immediate

	Immediate	Reason
C.LW / C.SW	Zero-extended	To increase the reach
LW/SW	Sign-extended	Offset can be either positive or negative

Positive and negative offset examples:

```
[Array elements access]
int data[1024];
for (int i = 0; i < 1024; ++i)
  data[i] = i;
```

[Reverse iteration through an array]



**Extremely common program behavior!** 



## Register-based Load / Store – III

- The notable differences of C.LW / C.SW from LW / SW lie in the way their immediates (byte offsets) are obtained.
  - ❖ 2. Pad the immediate with 2'b00 at LSB position

	Immediate	Reason
C.LW / C.SW	Scaled by a factor of four	Word access only
LW/SW	Translated faithfully	Base ISA support LB / SB

Byte access granularity

	1 bit	9 bits	1 bit	1 bit
LW	offset[13]	- (( 1	offset[12]	offset[11]
LH	offset[12]		offset[1]	offset[11]
LB	offset[11]		offset[1]	offset[0]

VS.

	12 bits
LW	offset[11:0]
LH	offset[11:0]
LB	offset[11:0]



If ... else if ... else

{ 20{imm[11]}, imm[11:0] }



## Register-based Load / Store – IV

Summary –

How C.LW / C.SW are different from LW / SW in terms of immediates?

1. Zero-extend the immediate

	Immediate	Reason
C.LW / C.SW	Zero-extended	To increase the reach
LW/SW	Sign-extended	Offset can be either positive or negative

❖ 2. Pad the immediate with 2'b00 at LSB position

	Immediate	Reason
C.LW / C.SW	Scaled by a factor of four	Word access only
LW/SW	Translated faithfully	Base ISA support byte access



#### **Control Transfer Instructions – I**

- Unconditional jump / conditional branch instructions
- ❖ C.J, C.JAL, C.JR, C.JALR, C.BEQZ, C.BNEZ
- The offsets of all six instructions are in multiple of 2 bytes (16 bits)
  - ❖ offset [ \* :1]

#### Branch instructions


15	13	12 10	9 7	6	2 1	0
f	funct3	imm	rs1'	imm	op	
	3	3	3	5	2	
C	$_{ m C.BEQZ}$	offset[8 4:3]	$\operatorname{src}$	offset[7:6 2:1 5]	C1	
(	C.BNEZ	offset[8 4:3]	$\operatorname{src}$	offset $[7:6 2:1 5]$	C1	

RVC instr.	Equivalent
C.BEQZ	beq rs1', x0, offset[8:1]
C.BNEZ	bne rs1', x0, offset[8:1]



#### **Control Transfer Instructions – II**

#### Direct / Indirect jump instructions



RVC instr.	Equivalent	RVC instr.	Equivalent
C.J	jal x0, offset[11:1]	C.JR	jalr x0, rs1, 0
C.JAL	jal <b>x1</b> , offset[11:1]	C.JALR	jalr <b>x1</b> , rs1, 0



#### **Control Transfer Instructions – III**

- Q: Why do we need four types of J-type compressed instruction but only using JAL and JALR in RV32I?
  - ❖ J and JR are frequently used in computer programs and commonly defined in other ISAs. In RV32I, they can be replaced with JAL and JALR perfectly. However, according to the compression Scheme 2 (p.4), C.JAL and C.JALR have the fixed link register x1. Hence, we need the additional C.J and C.JR for our purpose.

Pseudo Instruction	RV32I	RVC
j offset	jal x0, offset	C.J offset
jal offset	jal x1, offset	C.JAL offset
jr rs	jalr x0, rs, 0	C.JR rs
jalr rs	jalr x1, rs, 0	C.JALR rs



#### **Control Transfer Instructions – IV**

- Q: Why C.JR / C.JALR has a 5'b00000 in its field?
  - C.JR and C.JALR do not need a second source register.
    The non-zero encoding values for rs2 are reserved for C.MV and C.ADD.
- Q: Why the source register of C.JR / C.JALR can't be x0?
  - RES / C.EBREAK

15	12	11 7	7 6 2	2 1	0
	$\mathrm{funct4}$	${ m rs}1$	rs2	op	
	4	5	5	2	
	C.JR	$\operatorname{src}\neq 0$	0	C2	
	C.JALR	$ \begin{array}{c} \operatorname{src}\neq 0\\ \operatorname{src}\neq 0 \end{array} $	0	C2	


100	0	rs1≠0	0	10
100	0	$rd\neq 0$	$rs2\neq0$	10
100	1	0	0	10
100	1	rs1≠0	0	10
100	1	$rs1/rd\neq 0$	rs2≠0	10

C.JR (RES, rs1=0) C.MV (HINT, rd=0) C.EBREAK C.JALR C.ADD (HINT, rd=0)



## Integer Computational Instructions – I

C.ADDI, C.MV, C.ADD meaningless to write x0 How to clear registers?



adding zero here is also meaningless (rd = rs1)

C.LI (load immediate) is the formal instruction to clear registers.

15	13 $12$	11 7	6 2	2 1	0
$\operatorname{funct3}$	imm[5]	$\operatorname{rd}$	imm[4:0]	op	
3	1	5	5	2	
C.LI	imm[5]	$\text{dest}\neq 0$	imm[4:0]	C1	

C.ANDI / C.SUB / C.XOR can zero the register value (x8~x15 only).



## Integer Computational Instructions – II

C.SLLI, C.SRLI, C.SRAI

15		13	12	11			7 6	3	2 1		0
	funct3	s	hamt[5]		rd	$^{\prime}  m rs1$		shamt[4:0]		op	
	3		1	5			5		2		
	C.SLLI	sh	amt[5]	$dest \neq 0$		$t\neq 0$	$\mathrm{shamt}[4:0]$		C2		
15		13	12	11	10 9		7 6		2 1		0
	funct3	s	hamt[5]	funct	2	$\mathrm{rd}'/\mathrm{rs}1'$		$\mathrm{shamt}[4:0]$		$^{\mathrm{op}}$	
	3		1	2		3		5	•	2	
	C.SRLI	sh	amt[5]	C.SRI	LI	$\operatorname{dest}$		$\mathrm{shamt}[4:0]$		C1	
	C.SRAI	sh	amt[5]	C.SR	AΙ	$\operatorname{dest}$		$\mathrm{shamt}[4:0]$		C1	

- C.NOP
  - ❖ 16'h0 is not a valid compressed instruction

15	13	3 12	11 7	6 2	1 0
	funct3	imm[5]	$\mathrm{rd/rs1}$	imm[4:0]	op
	3	1	5	5	2
(	C.NOP	0	0	0	C1



## Implementation Issues of C Extension based on RV32I core

- Instruction decoding
- PC increment
- Address alignment issues




#### To move on to RV32IC ...

- A compressed instruction differs from RV32I in two ways:
  - Encoding fields
  - Instruction length (16 bits vs. 32 bits or more)
- Modifications (TODOs)
- 1. Add a dedicated decoder for compressed instruction
- 2. PC (+4 or +2)
- 3. Address alignment considerations

[Encoding fields]

[Instruction length]

[Instruction length]





## Extract Information in C instructions (TODO1)

- Approach1: Decoder (ID)
  - Decodes 16-bit instructions into control signals, rs, rd, immediate, etc.
  - Less maintainable and error-prone
- Approach2: Decompressor (IF)
  - This is possible owing to the one-to-one mapping policy
  - Expands 16-bit instructions into their 32-bit counterparts
  - Don't need to decode

#### [Decompression example]

 $16'b1111_0111_1110_0101 \Rightarrow C.BNEZ x15 0xF4$ 



32'b1111\_1110\_0000\_0111\_1001\_0100\_1110\_0011 (bne x15, x0, 0xFF4)



## Extract Information in C instructions (TODO1)


- Approach1: Decoder (ID)
  - Decodes 16-bit instructions into control signals, rs, rd, immediate, etc.
  - Less maintainable and error-prone
- Approach2: Decompressor (IF)
  - This is possible owing to the one-to-one mapping policy
  - Expands 16-bit instructions into their 32-bit counterparts
  - Don't need to decode
  - Abstraction

"Hardware design can simply expand RVC instructions during decode, simplifying verification and minimizing modification to existing microarchitectures."



## PC Increment Selection (TODO2)


The next PC value would be PC+2 rather than PC+4 if a compressed instruction is currently fetched.





## **Address Alignment (TODO3)**


- Typically, the memory access is at the granularity of the word size (four bytes in our context) to simplify the hardware design.
  - This means the read address should be aligned to a four-byte boundary.





## **Address Alignment (TODO3)**

- Typically, the memory access is at the granularity of the word size (four bytes in our context) to simplify the hardware design.
  - This means the read address should be aligned to a four-byte boundary.
- How to fetch C2 (address = 0x2, not 4-byte aligned)?
  - ❖ Specify {PC[31:2], 2'b00} as the read address and take the higher 16 bits.
  - PC ≠ read address in this way
- How about fetching I5 (across byte address both)
  - ❖ Need two cycles => bubble
  - Can we do better? (try to optimize by yourself!)








#### Other Issues

- Cache miss: an instruction can cross block boundary!
  - What if I5 is a branch back to C1 and then a wrong prediction occurs?
  - Suppress busy cache (clear the memory read command)



Typically, an improvement for one-cycle instruction fetch results in some other issues. Handle them by yourself!



#### The RISC-V Instruction Set Manual

A Brief Guide -



#### Detail specification of each instruction

15	13	12 10	9	7 6 5	4	2 1 0
funct	3	$_{ m imm}$	rs1'	imm	$\mathrm{rd}'$	op
3		3	3	2	3	2
C.LV	V	offset[5:3]	base	offset[2 6]	$\operatorname{dest}$	C0
C.LI	)	offset[5:3]	base	offset[7:6]	$\operatorname{dest}$	C0
C.LC	5	offset $[5 4 8]$	base	offset[7:6]	$\operatorname{dest}$	C0
C.FL	W	offset[5:3]	base	offset[2 6]	$\operatorname{dest}$	C0
$\mathrm{C.FL}$	D	offset[5:3]	base	offset[7:6]	$\operatorname{dest}$	C0

These instructions use the CL format.

C.LW loads a 32-bit value from memory into register rd'. It computes an effective address by adding the *zero*-extended offset, scaled by 4 to the base address in register rs1'. It expands to lw rd', offset [6:2] (rs1').

15	13	12	11	7	7 6	2 1	0
funct3		shamt[5	5]	m rd/rs1	shamt[4:0]	op	)
3		1		5	5	2	
C.SLLI		shamt[5]		$\text{dest}\neq 0$	$\mathrm{shamt}[4:0]$	C2	

C.SLLI is a CI-format instruction that performs a logical left shift of the value in register rd then writes the result to rd. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C. For RV32C and RV64C, the shift amount must be non-zero. For RV128C, a shift amount of zero is used to encode a shift of 64. C.SLLI expands into slli rd, rd, shamt[5:0], except for RV128C with shamt=0, which expands to slli rd, rd, 64.



#### **Defined Illegal Instruction**

15	13	12	11 7	7 6	2 1 0	1
0		0	0	0	0	
3		1	5	5	2	_
0		0	0	0	0	

A 16-bit instruction with all bits zero is permanently reserved as an illegal instruction.

We reserve all-zero instructions to be illegal instructions to help trap attempts to execute zero-ed or non-existent portions of the memory space. The all-zero value should not be redefined in any non-standard extension. Similarly, we reserve instructions with all bits set to 1 (corresponding to very long instructions in the RISC-V variable-length encoding scheme) as illegal to capture another common value seen in non-existent memory regions.



#### RVC Opcode map

$\frac{\text{inst}[15:13]}{\text{inst}[1:0]}$	000	001	010	011	100	101	110	111		
		FLD		FLW		FSD		FSW	RV32	
00	ADDI4SPN	FLD	LW	LD	Reserved	FSD	SW	SD	RV64	
		$_{ m LQ}$		LD		$_{ m SQ}$		SD	RV128	
		JAL							RV32	
01	ADDI	ADDIW	LI	LUI/ADDI16SP	MISC-ALU	J	BEQZ	BNEZ	RV64	
		ADDIW		,					RV128	
		FLDSP		FLWSP		FSDSP		FSWSP	RV32	
10	SLLI	FLDSP	LWSP	LDSP	J[AL]R/MV/ADD	FSDSP	SWSP	SDSP	RV64	
		LQ		LDSP		$_{ m SQ}$		SDSP	RV128	
11	>16b									



#### Lists of instructions with specification for bit fields

$15 \ 14 \ 13$	12	11 10 9 8 7	6  5  4  3  2	1 0	
000	nzuimm[5]	$rs1/rd\neq 0$	nzuimm[4:0]	10	C.SLLI (HINT, rd=0; RV32 NSE, nzuimm[5]=1)
000	0	$rs1/rd\neq 0$	0	10	C.SLLI64 (RV128; RV32/64 HINT; HINT, rd=0)
001	$\operatorname{uimm}[5]$	$^{\mathrm{rd}}$	uimm[4:3 8:6]	10	C.FLDSP (RV32/64)
001	$\operatorname{uimm}[5]$	$rd\neq 0$	uimm[4 9:6]	10	C.LQSP (RV128; RES, rd=0)
010	uimm[5]	$rd\neq 0$	uimm[4:2 7:6]	10	C.LWSP $(RES, rd=0)$
011	$\operatorname{uimm}[5]$	$_{ m rd}$	uimm[4:2 7:6]	10	C.FLWSP $(RV32)$
011	uimm[5]	$rd\neq 0$	uimm[4:3 8:6]	10	C.LDSP (RV64/128; RES, rd=0)
100	0	$rs1\neq0$	0	10	C.JR (RES, rs1=0)
100	0	$rd\neq 0$	rs2≠0	10	C.MV (HINT, rd=0)
100	1	0	0	10	C.EBREAK
100	1	rs1≠0	0	10	C.JALR
100	1	$rs1/rd\neq 0$	$rs2\neq0$	10	C.ADD (HINT, $rd=0$ )
101	$\operatorname{uimm}[5:3 8:6]$		rs2	10	C.FSDSP (RV32/64)
101	$\operatorname{uimm}[5:4 9:6]$		rs2	10	$\text{C.SQSP}_{(RV128)}$
110	$\operatorname{uimm}[5:2 7:6]$		rs2	10	C.SWSP
111	$\operatorname{uimm}[5:2 7:6]$		rs2	10	C.FSWSP (RV32)
111	$\operatorname{uimm}[5:3 8:6]$		rs2	10	C.SDSP (RV64/128)

Table 12.6: Instruction listing for RVC, Quadrant 2.



## Have a nice trip!