
106010006 黄詩瑜 電機 21

Working Item	Simulation result		
Vdd	1.5-V		
Reference Io	0.0001A		
Reference size (W/Lbottom, W/Lcascode)	Bottom: x1 (6.125u/0.735u)		
	Cascode: x1 (6.125u/0.735u)		
Output load Rout	0.5 Kohm		
DAC unit size (W/Lbottom, W/Lcascode)	I: Bottom: x1 (6.125u/0.735u , m=1)		
	Cascode: x1 (6.125u/0.735u,m=1)		
	2I: Bottom: x2 (6.125u/0.735u,m=2)		
	Cascode: x2 (6.125u/0.735u,m=2)		
	4I: Bottom: x4 (6.125u/0.735u,m=4)		
	Cascode: x4 (6.125u/0.735u,m=4)		
	8I: Bottom: x8 (6.125u/0.735u,m=8)		
	Cascode: x8 (6.125u/0.735u,m=8)		
Output voltage range (0.75)	1.5V~0.75107415V		

DNL Error (%) [(this level – previous level)- ideal step] / ideal step (0.75V/15)							
l1	12	13	14	15	16	17	18
0.024	0.028	0.014	-0.01	0.04	-0.004	0.006	-0.074
19	I10	l11	l12	I13	l14	l15	
0.046	-0.037272	-0.063264	-0.155468	-0.309706	-0.584944	-1.067646	
	INL Error (%) this level – ideal level / ideal step (0.75V/15)						
l1	12	13	14	15	16	17	18
-0.024	-0.052	-0.066	-0.056	-0.096	-0.092	-0.098	-0.024
19	I10	l11	l12	I13	l14	l15	
-0.07	-0.032728	0.030536	0.186004	0.49571	1.080654	2.1483	

(a)




Reference 的 nmos M1: x1 (6.125u/0.735u,m=1) M2: x1 (6.125u/0.735u,m=1)

DAC unit:

	M3	M4	M5
l	x1 (6.125u/0.735u , m=1)	x1 (6.125u/0.735u,m=1)	x1 (6.125u/0.735u , m=1)
21	x2 (6.125u/0.735u,m=2)	x2 (6.125u/0.735u,m=2)	x2 (6.125u/0.735u,m=2)
41	x4 (6.125u/0.735u,m=4)	x4 (6.125u/0.735u,m=4)	x4 (6.125u/0.735u,m=4)
81	x8 (6.125u/0.735u,m=8)	x8 (6.125u/0.735u,m=8)	x8 (6.125u/0.735u,m=8)

(b)



(c)


每個 step 寬度為 10n,fall time 為 1n Ideal step=0.05

At time(sec)	模擬 Vout 結果(V)	理想 Vout(V)
5n	vout1= 1.500000	1.5
15n	vout2= 1.449988	1.45
25n	vout3= 1.399974	1.4
35n	vout4= 1.349967	1.35
45n	vout5= 1.299972	1.3
55n	vout6= 1.249952	1.25
65n	vout7= 1.199954	1.2
75n	vout8= 1.149951	1.15
85n	vout9= 1.099988	1.1
95n	vout10= 1.049965	1.05
105n	vout11= 999.983636m	1.0
115n	vout12= 950.015268m	0.95
125n	vout13= 900.093002m	0.9
135n	vout14= 850.247855m	0.85
145n	vout15= 800.540327m	0.8
155n	vout16= 751.074150m	0.75

	DNL error	INL error
11	(1.449988-1.5 -0.05)/0.05*100% = 0.024%	(1.449988-1.45)/0.05*100% = -0.024%
12	(1.399974-1.449988 -0.05)/0.05*100% = 0.028%	(1.399974-1.4)/0.05*100% = -0.052%
13	(1.349967-1.399974 -0.05)/0.05*100% = 0.014%	(1.349967-1.35)/0.05*100% = -0.066%
14	(1.299972-1.349967 -0.05)/0.05*100% = -0.01%	(1.299972-1.3)/0.05*100% = -0.056%
15	(1.249952-1.299972 -0.05)/0.05*100% = 0.04%	(1.249952-1.25)/0.05*100% = -0.096%
16	(1.199954-1.249952 -0.05)/0.05*100% = -0.004%	(1.199954-1.2)/0.05*100% = -0.092%
17	(1.149951-1.199954 -0.05)/0.05*100% = 0.006%	(1.149951-1.15)/0.05*100% = -0.098%
18	(1.099988-1.149951 -0.05)/0.05*100% = -0.074%	(1.099988-1.1)/0.05*100% = -0.024%
19	(1.049965-1.099988 -0.05)/0.05*100% = 0.046%	(1.049965-1.05)/0.05*100% = -0.07%
110	(0.999983636-1.049965 -0.05)/0.05*100% =	(0.999983636-1.0)/0.05*100% =
	-0.037272%	-0.032728%
111	(0.950015268-0.999983636 -0.05)/0.05*100% =	(0.950015268-0.95)/0.05*100% =
	-0.063264%	0.030536%
112	(0.900093002-0.950015268 -0.05)/0.05*100% =	(0.900093002-0.9)/0.05*100% =
	-0.155468%	0.186004%
113	(0.850247855-0.900093002 -0.05)/0.05*100% =	(0.850247855-0.85)/0.05*100% =
	-0.309706%	0.49571%
114	(0.800540327-0.850247855 -0.05)/0.05*100% =	(0.800540327-0.8)/0.05*100% =
	-0.584944%	1.080654%
115	(0.75107415-0.800540327 -0.05)/0.05*100% =	(0.75107415-0.75)/0.05*100% = 2.1483%
	-1.067646%	

DNL Error (%) [(this level – previous level)- ideal step] / ideal step (0.75V/15)							
I1	12	13	14	15	16	17	18
0.024	0.028	0.014	-0.01	0.04	-0.004	0.006	-0.074
19	I10	l11	l12	I13	l14	l15	
0.046	-0.037272	-0.063264	-0.155468	-0.309706	-0.584944	-1.067646	
	INL Error (%) this level – ideal level / ideal step (0.75V/15)						
l1	12	13	14	15	16	17	18
-0.024	-0.052	-0.066	-0.056	-0.096	-0.092	-0.098	-0.024
19	I10	l11	l12	I13	l14	l15	
-0.07	-0.032728	0.030536	0.186004	0.49571	1.080654	2.1483	

(d)



Voltage range 為 0.75, \$1~\$4 都接通電流會有 151,

$$Vdd - 15I * Rl = 0.75$$

=>> 1.5 - 15I * 500 = 0.75

,所以 I=0.0001A,每個 nmos 都要是 saturation,

, Vth 大約是 450mv 左右,

$$Id = \frac{1}{2}\mu Cox \frac{W}{L}(Vgs - Vth)^2$$

在 I 的情况,先設 W=6.125u,L=0.735u, μCox 約為 $266X10^{-6}$

$$0.0001 = \frac{1}{2}X266X10^{-6}X\frac{6.125u}{0.735u}(V(M1D) - 0.45)^2$$

=>> V(M1D)約為 0.75V
=>> V(M1D)>V(Bmagic)-Vth

因此設 V(Bmagic)為 1.1V

在 DAC unit 會流跟 reference 同樣的電流(I=0.0001A), nmos 的 W/L/Vgs/Vds 等,與 reference 相同,所以也會在 saturation,在 2I/4I/8I 的情况,因為 nmos 並聯 2/4/8 個,所以電流會流 2/4/8 倍,因為連接相同的 V(Bmagic)/V(M1D),所以全部的 nmos 也會在 saturation。

原本我的 L 是設 0.18u,後來發現在開啟全部的開關時,Vout 有明顯的誤差,所以後來加大了 L 來減少 channel length modulation 可能造成的影響,讓 Vds 不要影響電流太多,而變得更加穩定。

模擬出來的波形有些震盪,發生在較大電流的開或關時,也就是 S3(4I)與 S4(8I)開關時,會造成不穩定的情況,而模擬出來的波形 DNL 和 INL 誤差都很小,DNL 誤差小,代表每個 step 的寬度都很接近理想值,不會因為某個 step 寬度過寬而造成 missing code 的情況,而 INL 誤差小,代表 step 的 Vout 與理想值接近,這些誤差的來源可能來自於並聯 N 個的 nmos,其 W/L 不會真的是 N 倍,與 nmos 的 Vth 稍微不同,而產生誤差,且誤差有電流越大誤差越大的趨勢,查看.lis 檔案後,發現開關全打開後,DAC unit nmos 的 Vth 和 Vds 會稍微變動,因為 channel length modulation,Vds 還是會影響電流,進而讓 Vout 產生誤差,但誤差也只有 1%~2%。

```
*hw4
 .prot
 .lib 'cic018.l' TT
 .unprot
 .option
 + post=1
+ACCURATE=1
 + runlvl=6
+ measdgt=6
.temp 25
M1 M1D M1G M1S gnd n_18 w=6.125u l=0.735u m=1
M2 M1S M1D gnd gnd n_18 w=6.125u l=0.735u m=1
M11 M11D M11G M11S gnd n_18 w=6.125u l=0.735u m=1
M12 M11S M1G M12S gnd n_18 w=6.125u l=0.735u m=1
M13 M12S M1D gnd gnd n_18 w=6.125u l=0.735u m=1
*S2
M21 M11D M21G M21S gnd n_18 w=6.125u l=0.735u m=2
M22 M21S M1G M22S gnd n_18 w=6.125u l=0.735u m=2
M23 M22S M1D gnd gnd n_18 w=6.125u l=0.735u m=2
 *S3
M31 M11D M31G M31S gnd n_18 w=6.125u l=0.735u m=4
M32 M31S M1G M32S gnd n_18 w=6.125u l=0.735u m=4
M33 M32S M1D gnd gnd n_18 w=6.125u l=0.735u m=4
 *S4
M41 M11D M41G M41S gnd n_18 w=6.125u l=0.735u m=8
M42 M41S M1G M42S gnd n_18 w=6.125u l=0.735u m=8
M43 M42S M1D gnd gnd n_18 w=6.125u l=0.735u m=8
vdd vdd and 1.5V
RL vdd M11D 0.5k
Vb M1G and 1.1V
IM vdd M1D 0.0001
VSX1 M11G gnd PULSE 0 1.5 10n 1n 1n 9n 20n
VSX2 M21G and PULSE 0 1.5 20n 1n 1n 19n 40n
VSX3 M31G and PULSE 0 1.5 40n 1n 1n 39n 80n
VSX4 M41G and PULSE 0 1.5 80n 1n 1n 79n 160n
```

```
.op
.tran 0.01n 160n
.meas TRAN yout1 FIND V(M11D) at=15n
.meas TRAN yout2 FIND V(M11D) at=25n
.meas TRAN yout3 FIND V(M11D) at=25n
.meas TRAN yout4 FIND V(M11D) at=35n
.meas TRAN yout5 FIND V(M11D) at=45n
.meas TRAN yout5 FIND V(M11D) at=45n
.meas TRAN yout7 FIND V(M11D) at=55n
.meas TRAN yout7 FIND V(M11D) at=65n
.meas TRAN yout8 FIND V(M11D) at=85n
.meas TRAN yout10 FIND V(M11D) at=85n
.meas TRAN yout11 FIND V(M11D) at=95n
.meas TRAN yout12 FIND V(M11D) at=105n
.meas TRAN yout12 FIND V(M11D) at=125n
.meas TRAN yout13 FIND V(M11D) at=125n
.meas TRAN yout14 FIND V(M11D) at=125n
.meas TRAN yout15 FIND V(M11D) at=135n
.meas TRAN yout16 FIND V(M11D) at=155n
.meas TRAN yout16 FIND V(M11D) at=155n
.alter
VSX1 M11G gnd PWL 0n 1.5 10n 1.5 11n 1.45 20n 1.45 21n 1.4 30n 1.4 31n 1.35 40n 1.35 41n 1.3
+ 50n 1.3 51n 1.25 60n 1.25 61n 1.2 70n 1.2 71n 1.15 80n 1.15 81n 1.1 90n 1.1 91n 1.05
+ 100n 1.05 101n 1 110n 1 111n 0.95 120n 0.95 121n 0.9 130n 0.9 131n 0.85 140n 0.85
+ 141n 0.8 150n 0.8 151n 0.75 160n 0.75
```