CR²: Community-aware Compressed Regular Representation for Graph Processing on a GPU

<u>Shinnung Jeong¹</u>, Sungjun Cho², Yongwoo Lee¹, Hyunjun Park¹, Seonyeong Heo³, Gwangsun Kim², Yongsok Kim¹, and Hanjun Kim¹

Yonsei University¹, Postech², Kyung Hee University³








Graphs are One of the Important Data Structures to Abstract and Analyze Real-World Data



Web Search





Social Network




Path Finding



What is Graph?


- An abstract data structure with vertices and their pairs(edges)
- Graph = (Vertex, Edge)





What is Graph?


- An abstract data structure with vertices and their pairs(edges)
- Graph = (Vertex, Edge)





What is the Graph Processing?


- Update vertex data by gathering neighbor edge data
- Apply computation on vertex data after finishing gathering
- Perform the same algorithm to each vertex and to each edge





GPU is a Promising Platform for Graph Processing

- Real-world graphs become larger and apply the same algorithms to each vertex and edges
- GPU is designed for Single Instruction Multiple Data(SIMD) processing






6

However, Graph Processing on GPU is Still Challenging!

- The characteristics of real-world graph are not fit for GPU, such as skewness and sparsity
- Cause irregular distribution inducing workload imbalance and reducing resource utilization




Map each vertex and its neighboring edges to each thread




Changing Graph Representation for GPU can be a Solution

- The graph representation defines how to store a given graph in GPU memory
- Since the graph is large, the graph representation affect to memory usage and perf



Read graph data from memory




Gather Processing on GPU

T0	T1	T2	Т3	T4	T5	Т6	T7	
VO	V1	V2	V3	V4	V5	V6	V7	
EO	E1	E5	E8	E9	E11	E12	E14	ne '
\times	E2	E6	\times	E10	\times	E13	E15	1
\times	E3	E7	\times	\times	X	\times	E16	
X	E4		X	X	X	X	\times	



Changing Graph Representation for GPU can be a Solution

• CSR can reduce memory usage and enable neighbor list friendly access





Compressed Sparse Row (CSR) [1]

Neighbor list access friendly representation


Gather Processing on GPU

T0	T1	T2	Т3	T4	T5	Т6	T7	
V0	V1	V2	V3	V4	V5	V6	V7	- - -
E0	E1	E5	E8	E9	E11	E12	E14	<u>त</u>
\times	E2	E6	\times	E10	\times	E13	E15	
\times	E3	E7	\times		\times	\times	E16	
	E4							



Changing Graph Representation for GPU can be a Solution

- CSR can reduce memory usage and enable neighbor list friendly access
- Graph representation affects workload imbalance, locality, and memory access pattern





Compressed Sparse Row (CSR) [1]

Neighbor list access friendly representation

Gather Processing on GPU

T0	T1	T2	Т3	T4	T5	Т6	T7	
V0	V1	V2	V3	V4	V5	V6	V7	-
E0	E1	E5	E8	E9	E11	E12	E14	7
	E2	E6	\times	E10	\times	E13	E15	,
	E3	E7	\times		X	\times	E16	
	E4				X	X	\times	



Existing Graph Representation for GPU: G-shards

Shard 0										
src id	0	3	3	0	1	2				
dest id	1	2	4	7	7	10				
src value v_1 v_2 v_4 v_7 v_7 v_{10}										

Shard 1											
src id	7	4	6	5	4	5					
dest id	dest id 1 2 5 6 10 10										
src value	V ₁	V ₂	V ₅	V ₆	V ₁₀	V ₁₀					

Shard 3	src id	8	8	11	11	10	11	9	8	11	8	11	8
	dest id	0	1	1	2	3	5	6	7	7	9	9	11
	src value	V ₀	V ₁	V ₁	V ₂	V ₃	V ₅	V ₆	V ₇	V_7	V ₉	V ₉	V ₁₁


Rep	Edge Rep	Value	е
Кер	Loge Kep	Vertex	Edge
CSR	E + V + 1	[V]	E
G-Shards	2 E	V + E	E

G-Shards^[2]

- Achieve balanced execution
- Improve vertex value access locality
- Cause more memory usage than CSR



Existing Graph Representation for GPU: Tigr



Tigr^[3]

- Reduce imbalance by vertex split
- Still remain balancing opertunity
- Cause more memory usage
- Do not address vertex value access locality

Peo	Edge Rep	Valu	е
Rep	Luge Kep	Vertex	Edge
CSR	E + V + 1	[V]	E
G-Shards	2 E	V + E	E
Tigr	E + (2 + Ft) V	[V]	E



Existing Graph Representation for GPU: Tigr

dest id	0	1	1	2	2	3	4	5	6	7	7	8	9	10	10	11	end
offset	0	1	3	5	7	8	9	11	12	14	16	18	18	20	22	23	24

Existing graph representation for GPUs fails to balance workload and to improve locality while reducing memory size

Juli remain workload impalance

- Cause more memory usage
- Do not address vertex value access locality

Tigr	E + (2 + Ft) V		E
------	--------------------------	--	---



Need a New Graph Representation!


- Leverage the high locality
- Minimize memory usage to support larger graphs
- Align with GPU architecture to maximize performance



Observation 1: The Reordered Graph Has a Community on a Diagonal


- Most vertices are densely connected within certain groups
- With reordering algorithms, real-world graphs can be reordered in diagonal lines








- Extract communities of real-world graph as clusters
- Execute edges in the same cluster on the same GPU core
- → CR² can exploit the vertex locality






- Extract communities of real-world graph as clusters
- Execute edges in the same cluster on the same GPU core
- → CR² can **exploit the vertex locality**
- → Reduce memory usage by representing vertex id with local id


cl	luster id (M	<i>M-N bits)</i> =	2		local id (N	V bits) = 2					
0	0	1	0	0	0	1	0				
global id (M bits) = 34											



Clustering in CR²












Make clusters to improve locality Reduce memory usage by using local id







Seperated subgraph for inter cluster



Cluster-0 graph src id_{4bit} 01245

offset_{8bit} 0 5 7 8 11 12 edge list_{4bit} 1 2 3 4 5 2 5 5 2 3 5 2

Cluster-1 graph

Cluster-2 graph

Inter-cluster graph



Gather Processing

Execute edges in the same cluster on the same GPU core

Cluster-0

то	T1	T2	Т3	T4	T5	Т6	T7
0	1	2	4	5			
0	5	7	8	11			
5	7	8	11	12			
1	2	5	2	2			
2	5		3				
3			5				
4							
5							

Cluster-1

l	T0	T1	T2	Т3	T4	T5	Т6	T7
	0	1						
	0	1						
I	1	2						
Ī	1	0						

Cluster-2

то	T1	T2	Т3	T4	T5	Т6	T7
0	1	2	3				
0	1	2	4				
1	2	4	6				
2	0	1	0				
		3	1				

Inter-cluster


то	T1	T2	Т3	T4	T5	Т6	T7
3	4	17					
0	1	3					
1	3	4					
16	33	32					
	17						


- Improve locality
- Reduce memory usage with local id
- But, still suffered from workload imbalance




Observation 2: Degree Regulation can Remove Offest Array

- Offset array indicates the number of neighboring edges
- If graph representation has a fixed number of edges per vertex,
 - Can remove offset array
 - Can balance workload










Solution 2: Degree-ordered Subgraph


- Partition the graph into multiple degree-ordered subgraphs in which all the vertices have the Degree-n regularized number of edges
- Enable fine-grained workload balancing across GPU warps with less memory usage








21

Solution 2: Degree-ordered Subgraph












Vertex-split graph & representation


Split vertex to make it a power-of-two














Remove offset array & Generate Degree-n Subgraph



Cluster-0 degree-2
src id_{4bit} 1 4
edge list_{4bit} 2 5 2 3

Cluster-2 degree-1

src id_{4bit} 0 1

edge list_{4bit} 20

Inter-Cluster degree-1

src id_{8bit} 4

edge list_{8bit} 33 17

edge list_{4bit} 5 5 5 2

Cluster-0 degree-1


src id_{4bit} 0 2 4 5


Cluster-1 degree-1


src id_{4bit} 01
edge list_{4bit} 10

Inter-Cluster degree-1 src id_{8bit} $\boxed{3}$ $\boxed{17}$ edge $list_{8bit}$ $\boxed{16}$ $\boxed{32}$











Remove offset array & Generate Degree-n Subgraph

src id_{4bit} 0 edge list_{4bit} 1234

Cluster-0 degree-4

Cluster-0 degree-2 src id_{4bit} 23

edge list_{4bit} 1 3 0 1

Cluster-0 degree-2

src id_{4bit} 1 4

edge list_{4bit} 2 5 2 3

Cluster-2 degree-1
src id_{4bit} 0 1
edge list_{4bit} 2 0

Cluster-0 degree-1
src id_{4bit} 0 2 4 5
edge list_{4bit} 5 5 5 2

Inter-Cluster degree-1

src id_{8bit} 4

edge list_{8bit} 33 17

Cluster-1 degree-1

src id_{4bit} 0 1

edge list_{4bit} 1 0

Inter-Cluster degree-1
src id_{8bit} 3 17
edge list_{8bit} 16 32

- High locality
- Minimize memory usage
- Align with GPU architecture



CORELAB COMPILER RESEARCH LAB

Cluster-0 degree-4

color structure structur

Cluster-0 degree-2

 Cluster-0 degree-1

Cluster-1 degree-1

Cluster-0 degree-2

 Cluster-2 degree-1

 Inter-Cluster degree-1

src id_{8bit} 4 edge list_{8bit} 33 17 Inter-Cluster degree-1



Gather Processing

Intra-Cluster Execution

Degree-4 Execution

то	T1	T2	Т3	T4	T5	Т6	T7
0	0	0	0				
1	2	3	4				

Degree-2 Execution

то	T1	T2	Т3	T4	T5	Т6	Т7
1	1	4	4	2	2	3	3
2	5	2	3	1	3	0	1

Degree-1 Execution

то	T1	T2	Т3	T4	T 5	Т6	T7
0	2	4	5	0	1	0	1
5	5	5	2	1	0	2	0

Execute the degree-n subgraphs of each cluster simultaneously

Inter-Cluster Execution

Degree-4 Execution

T0	T1	T2	Т3	T4	T5	Т6	Т7

Degree-2 Execution

T0	T1	T2	Т3	T4	T5	Т6	T7
4	4						
33	17						

Degree-1 Execution

T0	T1	T2	Т3	T4	T5	Т6	T7
3	17						
16	32						

Cluster-0 degree-4

 $src id_{4bit}$ 0 edge $list_{4bit}$ 1 2 3 4

Cluster-0 degree-2

 Cluster-0 degree-1

Cluster-1 degree-1

src id_{4bit} 01 edge list_{4bit} 10

Cluster-0 degree-2

src id_{4bit} 23 edge list_{4bit} 1301 Cluster-2 degree-1

 Inter-Cluster degree-1

src id_{8bit} 4 edge list_{8bit} 33 17 Inter-Cluster degree-1

 $\begin{array}{c|cccc} \text{src id}_{8\text{bit}} & \boxed{3} & \boxed{17} \\ \text{edge list}_{8\text{bit}} & \boxed{16} & \boxed{32} \\ \end{array}$



Gather Processing

Intra-Cluster Execution

Degree-4 Execution

l	T0	T1	T2	Т3	T4	T5	Т6	T7
	0	0	0	0				
	1	2	3	4				

Degree-2 Execution

то	T1	T2	Т3	T4	T5	Т6	T7
1	1	4	4	2	2	3	3
2	5	2	3	1	3	0	1

Degree-1 Execution

T0	T1	T2	Т3	T4	T5	Т6	T7
0	2	4	5	0	1	0	1
5	5	5	2	1	0	2	0



Inter-Cluster Execution

Degree-4 Execution

то	T1	T2	Т3	T4	T5	Т6	Т7

Degree-2 Execution

T0	T1	T2	Т3	T4	T5	Т6	T7
4	4						
33	17						

Degree-1 Execution

T0	T1	T2	Т3	T4	T5	Т6	T7
3	17						
16	32						


CSR Execution

T0	T1	T2	Т3	T4	T5	Т6	T7
0	5	7	8	9	14	15	15
5	7	8	9	14	15	15	15
1	2	5	5	2	2		
2	5			3			
3				5			
4				17			
5				33			
15	15	15	15	15	15	15	15
15	15	15	15	15	15	15	15
15	16	18	18	18	18	18	18
16	18	18	18	18	18	18	18
17	16						
	32						
18	18	18	18	18	18	18	18
18	18	18	18	18	18	18	18
18	19	20	22				
19	20	22	24				
34	32	33	32				
		35	33				



Overall Performance


- Achieve 6.47x and 1.55x performance geomean speedup compared to VWC-CSR and Tigr
- Use NVIDIA Geforce RTX 3090
- Use Four graph algorithms: PageRank(PR), Breadth-First Search(BFS), Connected Components(CC), and Single Source Shortest Path(SSSP)





Memory Usage

• Achieve 12.3% and 32.2% less memory on geomean average compared with CSR and Tigr





Conclusion

- This work proposes a new graph representation called CR²
- Based on two key solution,
 - Community-aware clustered subgraph
 - Degree-ordered subgraphs with vertex degree regulation
- CR² enhance graph processing on GPU by,
 - Improving locality
 - Minimizing memory usage
 - Aligning with GPU architecture
- Achieve 1.53 times performance speedup while using 32.1% less memory on the geomean average compared to the state-of-the-art techniques



Thank you 😊

shin0403@yonsei.ac.kr

