

# Shinnung Jeong

## Curriculum Vitae

### CONTACT INFORMATION

College of Computing, Georgia Institute of Technology  
266 Ferst Drive, KACB 2206, Atlanta, GA 30332-0765

sjeong306@gatech.edu  
shin0403@yonsei.ac.kr  
<https://shin0403.github.io/>

### EDUCATION

*Yonsei University*, Seoul, Republic of Korea  
Integrated M.S./Ph.D. student, March 2019 – February 2025  
Advisor: Prof. Hanjun Kim

*Pohang University of Science and Technology (POSTECH)*, Pohang, Republic of Korea  
Bachelor of Science in Creative IT Engineering, March 2015 – February 2019

### EXPERIENCE

**Postdoctoral Researcher**, May 2025 – Present

*High Performance Architecture Lab (HPArch)*, Georgia Institute of Technology, Atlanta, Georgia, USA

- Supervisors: Prof. Haesun Park and Prof. Hyesoon Kim
- Design and implement a compiler and microarchitecture for the open-source RISC-V GPU, Vortex GPU. (CC '26)
- Develop GPU clustering optimizations using non-negative matrix factorization.
- Develop an LLM for GPU compiler.

**Research Assistant**, March 2019 – February 2025

*Compiler Research Laboratory (Corelab)*, Yonsei University, Seoul, Republic of Korea

- Proposed a graph-processing interface to enlarge the design space for GPU. (PACT'22)
- Proposed a locality-aware graph storage format for GPUs. (ICPP'24)
- Developed a thread-aware, area-optimized high-level synthesis framework for IoT devices. (CGO'21)
- Proposed dynamic neural networks for real-time systems. (ECRTS'22)
- Developed memory optimizations for an ML compiler using MLIR. (DAC'23)

**Visiting Scholar**, March 2023 – March 2024

*High Performance Architecture Lab (HPArch)*, Georgia Institute of Technology, Atlanta, Georgia, USA

- Advisor: Prof. Hyesoon Kim
- Developed the software stack for the open-source Vortex GPU.
- Proposed a microarchitecture that converts sparse operations into dense operations for graph processing. (HPCA '25)

**Undergraduate Research Assistant**, December 2017 – June 2018

*Compiler Research Laboratory (Corelab)*, POSTECH, Pohang, Republic of Korea

**Undergraduate Research Assistant**, June – August 2016, January – February 2017

*POSTECH Database and Data Mining Lab (Big data lab)*, POSTECH, Pohang, Republic of Korea

**Undergraduate Student Intern**, September – December 2016

*Excem*, Pohang, Republic of Korea

**Exchange Student**, September 2015 – December 2015

*University of California, Berkeley*, United States of America

## RECOGNITION

- Magna Cum Laude, POSTECH, February 2019
- Excellence Award, Creative IT Design Competition, Department of Creative IT Engineering, POSTECH, June 2018
- PJ Metal Best Paper Award, Department of Humanities and Social Sciences, POSTECH, December 2018
- Excellence Award, 2018 POSTECH Hackathon Catch, PoApper, November 2018
- Excellence Award, Arthackathon: Next-generation culture and arts education with 4th Industrial Revolution Technology, June 2018
- Grand Prize, Creative IT Design Competition, Department of Creative IT Engineering, POSTECH, June 2016
- Vadas Award, Creative IT Design Competition, Department of Creative IT Engineering, POSTECH, December 2016 (Award given to the most commercially successful project)
- Vadas Award, Creative IT Design Competition, Department of Creative IT Engineering, POSTECH, June 2016

## ACTIVITIES

### INTERNATIONAL CONFERENCE COMMITTEE

- Program Committee, International Symposium on Computer Architecture, 2026
- Program Committee, IEEE International Symposium on Performance Analysis of Systems and Software, 2026
- Student Research Competition Committee, 58th IEEE/ACM International Symposium on Microarchitecture, 2025
- Web Chair, Vortex Workshop (co-located with 58th IEEE/ACM International Symposium on Microarchitecture), 2025

### INTERNATIONAL JOURNAL REVIEWER

- Peer Reviewer, ACM Transactions on Architecture and Code Optimization, 2023, 2025, 2026
- Peer Reviewer, IEEE MICRO, 2025

## INVITED TALKS

- “Decoupling Schedule and Storage Format for Balanced Graph Processing on a GPU” presented at KYUNG HEE UNIVERSITY, June 23, 2025.

## TEACHING

- OMSCS 8903: GPU ML Optimization Project  
Teaching Assistant, Fall 2025
- EEE3313-01: Basic Digital Experiments, Yonsei University  
Teaching Assistant, Spring 2021 / Fall 2020 / Spring 2019  
Taught weekly lab sessions on writing RTL Verilog and designing FPGA-based accelerators (FPGA-ARM).
- EEE3540-01: Microprocessor, Yonsei University  
Teaching Assistant, Fall 2019  
Taught weekly lab sessions on microprocessor programming

## PUBLICATIONS

### REFEREED JOURNAL PUBLICATIONS

- [1] Bongjun Kim, Seonyeong Heo, Jaeho Lee, Shinnung Jeong, Yongwoo Lee, and Hanjun Kim, “Compiler-assisted Semantic-aware Encryption for Efficient and Secure Serverless Computing,” in *IEEE Internet of Things Journal*, April 2021.  
**IF=9.936, Q1 (JCR 2019)**

#### REFEREED CONFERENCE PUBLICATIONS

- [2] Shinnung Jeong, Chihyo Ahn, Huanzhi Pu, Jisheng Zhao, Hyesoon Kim, and Blaise Tine, “Inside VOLT: Designing an Open-Source GPU Compiler,” in *Proceedings of the 35th ACM SIGPLAN International Conference on Compiler Construction (CC)*, January 2026.
- [3] Shinnung Jeong, Liam Paul Cooper, Ju Min Lee, Heelim Choi, Nicholas Parnenzini, Chihyo Ahn, Yongwoo Lee, Hanjun Kim, and Hyesoon Kim, “SparseWeaver: Converting Sparse Operations as Dense Operations on GPUs for Graph Workloads,” in *2025 IEEE International Symposium on High-Performance Computer Architecture (HPCA)*, March 2025.
- [4] Shinnung Jeong and Hanjun Kim, “Matrix Pattern-aware Partitioning and Auto-tuning Space Pruning for Graph Processing on GPU,” in *The 9th International Conference On Consumer Electronics Asia (ICCE-ASIA)*, November 2024.
- [5] Shinnung Jeong, Sungjun Cho, Yongwoo Lee, Hyunjun Park, Seonyeong Heo, Gwangsun Kim, Youngsok Kim, and Hanjun Kim, “CR2: Community-aware Compressed Regular Representation for Graph Processing on a GPU,” in *Proceedings of the 53rd International Conference on Parallel Processing (ICPP)*, August 2024.
- [6] Seungbin Song, Ju Min Lee, Haeun Jeong, Hyunho Kwon, Shinnung Jeong, Jaeho Lee, and Hanjun Kim, “TeMCO: Tensor Memory Compiler Optimization across Tensor Decompositions in Deep Learning Inference,” in *Proceedings of the 53rd International Conference on Parallel Processing (ICPP)*, August 2024.
- [7] Jaeho Lee, Shinnung Jeong, Seungbin Song, Kunwoo Kim, Heelim Choi, Youngsok Kim, and Hanjun Kim, “Occamy: Memory-efficient GPU Compiler for DNN Inference,” in *Proceedings of the 60th Annual Design Automation Conference 2023 (DAC)*, July 2023.
- [8] Shinnung Jeong, Yongwoo Lee, Jaeho Lee, Heelim Choi, Seungbin Song, Jinho Lee, Youngsok Kim, and Hanjun Kim, “Decoupling Schedule, Topology Layout, and Algorithm to Easily Enlarge the Tuning Space of GPU Graph Processing,” in *Proceedings of the 31st International Conference on Parallel Architectures and Compilation Techniques (PACT)*, October 2022.
- [9] Seonyeong Heo, Shinnung Jeong, and Hanjun Kim, “RTScale: Sensitivity-Aware Adaptive Image Scaling for Real-Time Object Detection,” in *34th Euromicro Conference on Real-Time Systems (ECRTS)*, July 2022.
- [10] Yongwoo Lee, Seonyeong Heo, Seonyoung Cheon, Shinnung Jeong, Changsu Kim, Eunkyung Kim, Dongyoon Lee, and Hanjun Kim, “HECATE: Performance-Aware Scale Optimization for Homomorphic Encryption Compiler,” in *Proceedings of the 2022 International Symposium on Code Generation and Optimization (CGO)*, April 2022.
- [11] Changsu Kim, Shinnung Jeong, Sungjun Cho, Yongwoo Lee, William Song, Youngsok Kim, and Hanjun Kim, “Thread-Aware Area-Efficient High-Level Synthesis Compiler for Embedded Devices,” in *Proceedings of the 2021 International Symposium on Code Generation and Optimization (CGO)*, March 2021.

#### REFEREED WORKSHOP PUBLICATIONS

- [12] Huanzhi Pu, Rishabh Ravi, Shinnung Jeong, Udit Subramanya, Euijun Chung, Jisheng Zhao, Chihyo Ahn, and Hyesoon Kim, “Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU,” in *Open Source Solutions for Massively Parallel Integrated Circuits (OSSMPIC)*, April 2025.
- [13] Chihyo Ahn, Shinnung Jeong, Liam Paul Cooper, Nicholas Parnenzini, and Hyesoon Kim, “Comparative Analysis of Executing GPU Applications on FPGA: HLS vs. Soft GPU Approaches,” in *The Third International Workshop on Coarse-Grained Reconfigurable Architectures for High-Performance Computing (CGRA)*, May 2024.

#### REFEREED POSTER PUBLICATIONS

- [14] Chan Lee, Shinnung Jeong, Heelim Choi, Jaeho Lee, Haeun Jeong, Hoyun Youm, Ju Min Lee, and Hanjun Kim, “Approximation-based Inter-PE Communication-free Image Filtering for Commodity PIM,” in *Proceedings of the 62th Annual Design Automation Conference 2025 - (Poster) (DAC)*, June 2025.
- [15] Changsu Kim, Yongwoo Lee, Shinnung Jeong, and Hanjun Kim, “Logic Deduplication with Decentralized Pointer Analysis in HLS for Post-Quantum Cryptography Algorithms,” in *Proceedings of the 57th Annual Design Automation Conference 2020 - (Poster) (DAC)*, July 2020.
- [16] Changsu Kim, Yongwoo Lee, Shinnung Jeong, Wen Wang, Jakub Szefer, and Hanjun Kim, “Pipeline-aware Logic Deduplication in High-Level Synthesis for Post-Quantum Cryptography Algorithms,” in *Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)*, February 2020.

#### OTHER PUBLICATIONS

- [17] Shinnung Jeong, “Decoupling Scheduling and Storage Formats for Balanced Graph Processing on a GPU,” Ph.D. Dissertation, Yonsei University, February 2025.

#### PATENTS

- [18] Hanjun Kim, Bongjun Kim, Jaeho Lee, Seonyeong Heo, Shinnung Jeong, and Yongwoo Lee, “IoT Service Providing Method Based on Adaptive Encryption and IoT Apparatus,” KR Patent Number 10-2508448-0000, March 2024.
- [19] Hanjun Kim, Youngsok Kim, Changsu Kim, Shinnung Jeong, Yongwoo Lee, Sungjun Cho, and William Song, “High-Level Synthesis Method and Apparatus for Hardware Optimization,” KR Patent App. 10-2022-0023420, February 2022.