# CR<sup>2</sup>: Community-aware Compressed Regular Representation for Graph Processing on a GPU

<u>Shinnung Jeong<sup>1</sup></u>, Sungjun Cho<sup>2</sup>, Yongwoo Lee<sup>1</sup>, Hyunjun Park<sup>1</sup>, Seonyeong Heo<sup>3</sup>, Gwangsun Kim<sup>2</sup>, Yongsok Kim<sup>1</sup>, and Hanjun Kim<sup>1</sup>

Yonsei University<sup>1</sup>, Postech<sup>2</sup>, Kyung Hee University<sup>3</sup>








## **Graphs are One of the Important Data Structures to Abstract and Analyze Real-World Data**



Web Search





Social Network




Path Finding



# What is Graph?


- An abstract data structure with vertices and their pairs(edges)
- Graph = (Vertex, Edge)





# What is Graph?


- An abstract data structure with vertices and their pairs(edges)
- Graph = (Vertex, Edge)





# What is the Graph Processing?


- Update vertex data by gathering neighbor edge data
- Apply computation on vertex data after finishing gathering
- Perform the same algorithm to each vertex and to each edge





# **GPU** is a Promising Platform for Graph Processing


- Real-world graphs become larger and apply the same algorithms to each vertex and edges
- GPU is designed for Single Instruction Multiple Data(SIMD) processing





## However, Graph Processing on GPU is Still Challenging!

- The characteristics of real-world graph are not fit for GPU, such as skewness and sparsity
- Cause irregular distribution inducing workload imbalance and reducing resource utilization




Map each vertex and its neighboring edges to each thread



#### Changing Graph Representation for GPU can be a Solution

- The graph representation defines how to store a given graph in GPU memory
- Since the graph is large, the graph representation affect to memory usage and perf



Read graph data from memory




#### Gather Processing on GPU

T0	T1	T2	Т3	<b>T4</b>	T5	Т6	<b>T7</b>	
VO	V1	V2	V3	V4	V5	V6	V7	
EO	E1	E5	E8	E9	E11	E12	E14	le -
$\times$	E2	E6	$\times$	E10		E13	E15	1
$\times$	E3	E7	$\times$	$\times$	X	$\times$	E16	
X	E4	$\times$	X	X		X	$\times$	



#### Changing Graph Representation for GPU can be a Solution

• CSR can reduce memory usage and enable neighbor list friendly access





Compressed Sparse Row (CSR) [1]

Neighbor list access friendly representation


#### Gather Processing on GPU

T0	T1	T2	Т3	<b>T4</b>	T5	Т6	<b>T7</b>	
V0	V1	V2	V3	V4	V5	V6	V7	
E0	E1	E5	E8	E9	E11	E12	E14	<del>त</del>
$\times$	E2	E6	$\times$	E10	$\times$	E13	E15	
$\times$	E3	E7	$\times$		$\times$	$\times$	E16	
$\times$	E4							



#### Changing Graph Representation for GPU can be a Solution

- CSR can reduce memory usage and enable neighbor list friendly access
- Graph representation affects workload imbalance, locality, and memory access pattern





Compressed Sparse Row (CSR) [1]

Neighbor list access friendly representation

#### Gather Processing on GPU

T0	T1	T2	Т3	<b>T4</b>	T5	Т6	<b>T7</b>	
V0	V1	V2	V3	V4	V5	V6	V7	-
EO	E1	E5	E8	E9	E11	E12	E14	7
	E2	E6	$\times$	E10	$\times$	E13	E15	,
	E3	E7	$\times$	$\times$	X	$\times$	E16	
	E4		X	X	X	X	$\times$	



# **Existing Graph Representation for GPU: G-shards**

Shard 0										
src id	0	3	3	0	1	2				
dest id	1	2	4	7	7	10				
src value	V <sub>1</sub>	V <sub>2</sub>	V <sub>4</sub>	V <sub>7</sub>	V <sub>7</sub>	V <sub>10</sub>				

Shard 1												
src id 7 4 6 5 4 5												
dest id	dest id 1 2 5 6 10 10											
src value	src value											

Shard 3	src id	8	8	11	11	10	11	9	8	11	8	11	8
	dest id		1	1	2	3	5	6	7	7	9	9	11
	src value		V <sub>1</sub>	V <sub>1</sub>	V <sub>2</sub>	V <sub>3</sub>	<b>V</b> <sub>5</sub>	V <sub>6</sub>	V <sub>7</sub>	V <sub>7</sub>	<b>V</b> <sub>9</sub>	<b>V</b> <sub>9</sub>	V <sub>11</sub>


Pen	Edge Rep	Value				
Rep	Loge Kep	Vertex	Edge			
CSR	E  +  V  + 1	[V]	E			
G-Shards	2 E	V  +  E	E			

#### G-Shards<sup>[2]</sup>

- Achieve balanced execution
- Improve vertex value access locality
- Cause more memory usage than CSR



# **Existing Graph Representation for GPU: Tigr**



#### Tigr<sup>[3]</sup>

- Reduce imbalance by vertex split
- Still remain balancing opertunity
- Cause more memory usage
- Do not address vertex value access locality

Peo	Edge Rep	Valu	е
Rep	Luge Kep	Vertex	Edge
CSR	E  +  V  + 1	[V]	E
G-Shards	2 E	V  +  E	E
Tigr	E  + ( <b>2 + Ft</b> ) V	[V]	E



# **Existing Graph Representation for GPU: Tigr**

dest id	0	1	1	2	2	3	4	5	6	7	7	8	9	10	10	11	end
offset	0	1	3	5	7	8	9	11	12	14	16	18	18	20	22	23	24

Existing graph representation for GPUs fails to balance workload and to improve locality while reducing memory size

JULI TEHTAITI WULKUUU IIIIDALATICE

- Cause more memory usage
- Do not address vertex value access locality

Tigr	E  + ( <b>2 + Ft</b> ) V		E
_			



# **Need a New Graph Representation!**


- Leverage the high locality
- Minimize memory usage to support larger graphs
- Align with GPU architecture to maximize performance



#### Observation 1: The Reordered Graph Has a Community on a Diagonal


- Most vertices are densely connected within certain groups
- With reordering algorithms, real-world graphs can be reordered in diagonal lines








- Extract communities of real-world graph as clusters
- Execute edges in the same cluster on the same GPU core
- → CR<sup>2</sup> can exploit the vertex locality






- Extract communities of real-world graph as clusters
- Execute edges in the same cluster on the same GPU core
- → CR<sup>2</sup> can exploit the vertex locality
- → Reduce memory usage by representing vertex id with local id


cl	luster id (M	<i>M-N bits)</i> =	2	local id (N bits) = 2							
0	0	1	0	0	0	1	0				
global id (M bits) = 34											



Clustering in CR<sup>2</sup>












Make clusters to improve locality Reduce memory usage by using local id









Seperated subgraph for inter cluster

#### Cluster-0 graph

#### Cluster-1 graph

#### Cluster-2 graph

#### Inter-cluster graph



#### **Gather Processing**

Execute edges in the same cluster on the same GPU core

#### Cluster-0

то	T1	T2	Т3	T4	T5	Т6	T7
0	1	2	4	5			
0	5	7	8	11			
5	7	8	11	12			
1	2	5	2	2			
2	5		3				
3			5				
4							
5							

Cluster-1

то	T1	T2	Т3	<b>T</b> 4	<b>T5</b>	Т6	<b>T7</b>					
0	1											
0	1											
1	2											
1	0											

Cluster-2

то	T1	T2	Т3	T4	<b>T5</b>	Т6	<b>T7</b>
0	1	2	3				
0	1	2	4				
1	2	4	6				
2	0	1	0				
		3	1				

Inter-cluster


то	T1	T2	Т3	T4	T5	Т6	<b>T7</b>
3	4	17					
0	1	3					
1	3	4					
16	33	32					
	17						


- Improve locality
- Reduce memory usage with local id
- But, still suffered from workload imbalance




## **Observation 2: Degree Regulation can Remove Offest Array**

- Offset array indicates the number of neighboring edges
- If graph representation has a fixed number of edges per vertex,
  - Can remove offset array
  - Can balance workload










# Solution 2: Degree-ordered Subgraph


- Partition the graph into multiple degree-ordered subgraphs in which all the vertices have the Degree-n regularized number of edges
- Enable fine-grained workload balancing across GPU warps with less memory usage







21

## **Solution 2: Degree-ordered Subgraph**







offset<sub>8bit</sub> 0


edge list<sub>8bit</sub> 16 33 17


Cluster-1 graph


**Vertex-split graph & representation** 


Split vertex to make it a power-of-two















#### Remove offset array & Generate Degree-n Subgraph




Cluster-0 degree-2							
src id <sub>4bit</sub> 14 edge list <sub>4bit</sub> 2523							




edge list<sub>4bit</sub> 2 0 1 3 0 1








Inter-Cluster degree-							
src id <sub>8bit</sub>	4						
edge list <sub>8bit</sub>	33 17						

















#### Remove offset array & Generate Degree-n Subgraph






















#### Cluster-1 degree-1







- High locality
- Minimize memory usage
- Align with GPU architecture



CORELAB

Cluster-0 degree-4

 $\text{src id}_{4\text{bit}}$  0 edge  $\text{list}_{4\text{bit}}$  1 2 3 4

Cluster-0 degree-2

 Cluster-0 degree-1

Cluster-1 degree-1

Cluster-0 degree-2

src id<sub>4bit</sub> 23 edge list<sub>4bit</sub> 1301 Cluster-2 degree-1

 Inter-Cluster degree-1

src id<sub>8bit</sub> 4 edge list<sub>8bit</sub> 33 17 Inter-Cluster degree-1



**Gather Processing** 

#### **Intra-Cluster Execution**

Degree-4 Execution

то	T1	T2	Т3	T4	T5	Т6	Т7
0	0	0	0				
1	2	3	4				

Degree-2 Execution

то	T1	T2	Т3	T4	T5	Т6	Т7
1	1	4	4	2	2	3	3
2	5	2	3	1	3	0	1

Degree-1 Execution

T0	T1	T2	Т3	T4	T5	Т6	<b>T7</b>
0	2	4	5	0	1	0	1
5	5	5	2	1	0	2	0

Execute the degree-n subgraphs of each cluster simultaneously

#### **Inter-Cluster Execution**

**Degree-4 Execution** 

то	T1	T2	Т3	T4	T5	Т6	Т7

Degree-2 Execution

то	T1	T2	Т3	T4	<b>T5</b>	Т6	<b>T7</b>
4	4						
33	17						

Degree-1 Execution

T0	T1	T2	Т3	T4	T5	Т6	<b>T7</b>
3	17						
16	32						

Cluster-0 degree-4

 $\text{src id}_{4\text{bit}}$  0 edge  $\text{list}_{4\text{bit}}$  1234

Cluster-0 degree-2

 Cluster-0 degree-1

Cluster-1 degree-1

 $\operatorname{src} \operatorname{id}_{4\operatorname{bit}} \begin{array}{|c|c|}\hline 0 & 1 \\ \hline \end{array}$  edge  $\operatorname{list}_{4\operatorname{bit}} \begin{array}{|c|c|}\hline 1 & 0 \\ \hline \end{array}$ 

Cluster-0 degree-2

src id<sub>4bit</sub> 23 edge list<sub>4bit</sub> 1301 Cluster-2 degree-1

 Inter-Cluster degree-1

src id<sub>8bit</sub> 4 edge list<sub>8bit</sub> 33 17 Inter-Cluster degree-1

 $\begin{array}{c|cccc} \text{src id}_{8\text{bit}} & \boxed{3} & \boxed{17} \\ \text{edge list}_{8\text{bit}} & \boxed{16} & \boxed{32} \\ \end{array}$ 



**Gather Processing** 

#### **Intra-Cluster Execution**

Degree-4 Execution

l	то	T1	T2	Т3	T4	T5	Т6	<b>T7</b>
	0	0	0	0				
	1	2	3	4				

Degree-2 Execution

то	T1	T2	Т3	T4	T5	Т6	<b>T7</b>
1	1	4	4	2	2	3	3
2	5	2	3	1	3	0	1

Degree-1 Execution

T0	T1	T2	Т3	T4	T5	Т6	<b>T7</b>
0	2	4	5	0	1	0	1
5	5	5	2	1	0	2	0



**Inter-Cluster Execution** 

Degree-4 Execution

то	T1	T2	Т3	T4	T5	Т6	Т7

Degree-2 Execution

T0	T1	T2	Т3	T4	T5	Т6	<b>T7</b>
4	4						
33	17						

Degree-1 Execution

то	T1	T2	Т3	T4	T5	Т6	<b>T7</b>
3	17						
16	32						


#### **CSR Execution**

T0	T1	T2	Т3	T4	T5	Т6	Т7
0	5	7	8	9	14	15	15
5	7	8	9	14	15	15	15
1	2	5	5	2	2		
2	5			3			
3				5			
4				17			
5				33			
15	15	15	15	15	15	15	15
15	15	15	15	15	15	15	15
15	16	18	18	18	18	18	18
16	18	18	18	18	18	18	18
17	16						
	32						
18	18	18	18	18	18	18	18
18	18	18	18	18	18	18	18
18	19	20	22				
19	20	22	24				
34	32	33	32				
		35	33				



#### **Overall Performance**


- Achieve 6.47x and 1.55x performance geomean speedup compared to VWC-CSR and Tigr
- Use NVIDIA Geforce RTX 3090
- Use Four graph algorithms: PageRank(PR), Breadth-First Search(BFS), Connected Components(CC), and Single Source Shortest Path(SSSP)





# **Memory Usage**

• Achieve 12.3% and 32.2% less memory on geomean average compared with CSR and Tigr





#### Conclusion

- This work proposes a new graph representation called CR<sup>2</sup>
- Based on two key solution,
  - Community-aware clustered subgraph
  - Degree-ordered subgraphs with vertex degree regulation
- CR<sup>2</sup> enhance graph processing on GPU by,
  - Improving locality
  - Minimizing memory usage
  - Aligning with GPU architecture
- Achieve 1.53 times performance speedup while using 32.1% less memory on the geomean average compared to the state-of-the-art techniques



# Thank you 😊

shin0403@yonsei.ac.kr



# **Specification of Existing Graph Representation**

Dan	Edwa Dan	Value		
Rep	Edge Rep	Vertex	Edge	
CSR	E  +  V  + 1	V	E	
G-Shards	2 E	V  +  E	E	
Tigr	E  + ( 1 + Ft) V	V	[E]	
CR <sup>2</sup>	(1 - r)  E  + (1 + Fc) V	V	E	

#### CSR & CSR-based virtual wrap-centric model<sup>[1]</sup>

- Suffered from imbalance among threads within warps
- Statically fixed, leading to underutilized GPU lanes

#### G-Shards [2]

- Improve lane utilization and memory
- Cause more memory than CSR

#### Tigr [3]

- Reduce imbalance by splitting vertices and redistributing edges
- Still faces inter-warp workload imbalance
- Cause memory overheads




# **CR2 Processing Kernel**

#### Algorithm 4: Example of CR2 processing kernel

```
Input: deg : Degree of this kernel
          baseIDList: List of base vertex id
           edgeList: List of remaining vertex id
           isPull: Indicator for direction
          workload: Number of virtual nodes
1 eid ← threadIdx.x + blockDim.x * blockIdx.x
2 vid = eid >> deg
3 if vid \ge workload then
        return;
5 src = baseIDList[vid]
6 if isDense then
        globalID ← src & 0xffff0000
        dest ← globalID | (DENSE_TYPE *)edgeList[eid]
        dest \leftarrow (SPARSE\_TYPE^*)edgeList[eid]
11 if isPull then
        swap(src, dest)
13 ....
14 // perform algorithm with source and destination ID.
```



# **Expand List for Active Vertex Supporting**






Figure 7: Source pointer representation in the expand list




Figure 9: Memory usage of VWC-CSR, Tigr and CR<sup>2</sup>. Each graph is normalized to the memory usage of VWC-CSR.






Figure 10: Performance comparison between CR<sup>2</sup> without the expand list and with the expand list for the BFS algorithm.



#### Add & Delete Cost



(a) Comparison of Degree-n subgraphs



Operation	CSR	CR <sup>2</sup>
add & delete find neighbors	$egin{array}{c} O( V + E ) \ O(deg(v)) \end{array}$	$O( V  +  V_v ) \ O(deg(v))$




# **Dataset Specification**

Table 3: Dataset specification [6]. edges<sub>d</sub> denotes the ratio of the edges in the intra-cluster graph with cluster size  $2^{16} \times 2^{16}$  over the entire edges.

Dataset	# nodes	# edges	Max deg	% edges <sub>d</sub>	sym
uk-2005(UK)	130K	23M	850	99 %	sym
indochina-2004(IC)	7,415K	302M	56,425	93 %	sym
hollywood-2009(HW)	1,140K	113M	11,467	70 %	sym
soc-twitter-2010(TW)	21,298K	530M	698,112	38%	sym
soc-LiveJournal(LJ)	4,848K	86M	20,333	19%	sym
soc-orkut(OK)	2,997K	213M	27,466	15%	sym
it-2004(IT)	41M	1,151M	1,326,745	92%	asym



# Soc-LiveJournal vs IndoChina-2004 Graph Dataset





#### **Build Time**




Figure 12: Build Time of VWC-CSR, Tigr and CR<sup>2</sup>. Each graph is normalized to the build time of VWC-CSR and performs one Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz.

