

# CR<sup>2</sup>: Community-aware Compressed Regular Representation for Graph Processing on a GPU

Shinnung Jeong<sup>1</sup>, Sungjun Cho<sup>2</sup>, Yongwoo Lee<sup>1</sup>, Hyunjun Park<sup>1</sup>, Seonyeong Heo<sup>3</sup>, Gwangsun Kim<sup>2</sup>,  
Yongsok Kim<sup>1</sup>, and Hanjun Kim<sup>1</sup>

*Yonsei University*<sup>1</sup>, *Postech*<sup>2</sup>, *Kyung Hee University*<sup>3</sup>




# Graphs are One of the Important Data Structures to Abstract and Analyze Real-World Data



Google 검색 또는 URL 입력


Web Search



Social Network




Neuroscience



Path Finding


# What is Graph?

- An abstract data structure with vertices and their pairs(edges)
- Graph = (Vertex, Edge)




# What is Graph?

- An abstract data structure with vertices and their pairs(edges)
- Graph = (Vertex, Edge)




# What is the Graph Processing?

- Update vertex data by **gathering** neighbor edge data
- **Apply** computation on vertex data after finishing gathering
- Perform the same algorithm to each vertex and to each edge




# GPU is a Promising Platform for Graph Processing

- Real-world graphs become larger and apply the same algorithms to each vertex and edges
- GPU is designed for Single Instruction Multiple Data(SIMD) processing



# However, Graph Processing on GPU is Still Challenging!

- The characteristics of real-world graph are not fit for GPU, such as skewness and sparsity
- Cause irregular distribution inducing **workload imbalance** and reducing resource utilization



Gather Processing on GPU


T0	T1	T2	T3	T4	T5	T6	T7
V0	V1	V2	V3	V4	V5	V6	V7
E0	E1	E5	E8	E9	E11	E12	E14
	E2	E6		E10		E13	E15
	E3	E7					E16
	E4						

Time ↓


Map each vertex and its neighboring edges to each thread

# Changing Graph Representation for GPU can be a Solution

- The graph representation defines how to store a given graph in GPU memory
- Since the graph is large, the graph representation affect to memory usage and perf



Read graph data  
from memory



**Gather** Processing on GPU

T0	T1	T2	T3	T4	T5	T6	T7
V0	V1	V2	V3	V4	V5	V6	V7
E0	E1	E5	E8	E9	E11	E12	E14
	E2	E6		E10		E13	E15
	E3	E7					E16
	E4						

Time ↓




# Changing Graph Representation for GPU can be a Solution

- CSR can reduce memory usage and enable neighbor list friendly access

dest id	0	1	2	3	4	5	6	7	8	9	10	11	end											
offset	0	1	5	8	9	11	12	14	18	18	20	23	24											
edge list	8	0	7	8	11	3	5	11	10	6	11	3	4	9	0	1	8	11	8	11	2	4	5	8

**Compressed Sparse Row (CSR)** <sup>[1]</sup>

Neighbor list access friendly representation



**Gather** Processing on GPU

T0	T1	T2	T3	T4	T5	T6	T7
V0	V1	V2	V3	V4	V5	V6	V7
E0	E1	E5	E8	E9	E11	E12	E14
	E2	E6		E10		E13	E15
	E3	E7					E16
	E4						

Time ↓


# Changing Graph Representation for GPU can be a Solution

- CSR can reduce memory usage and enable neighbor list friendly access
- Graph representation affects **workload imbalance, locality, and memory access pattern**

dest id	0	1	2	3	4	5	6	7	8	9	10	11	end											
offset	0	1	5	8	9	11	12	14	18	18	20	23	24											
edge list	8	0	7	8	11	3	5	11	10	6	11	3	4	9	0	1	8	11	8	11	2	4	5	8

**Compressed Sparse Row (CSR)** <sup>[1]</sup>

Neighbor list access friendly representation



**Gather** Processing on GPU

T0	T1	T2	T3	T4	T5	T6	T7
V0	V1	V2	V3	V4	V5	V6	V7
E0	E1	E5	E8	E9	E11	E12	E14
	E2	E6		E10		E13	E15
	E3	E7					E16
	E4						

Time ↓

# Existing Graph Representation for GPU: G-shards

Shard 0

src id

dest id

src value

0	3	3	0	1	2
1	2	4	7	7	10
v <sub>1</sub>	v <sub>2</sub>	v <sub>4</sub>	v <sub>7</sub>	v <sub>7</sub>	v <sub>10</sub>

Shard 1

src id

dest id

src value

7	4	6	5	4	5
1	2	5	6	10	10
v <sub>1</sub>	v <sub>2</sub>	v <sub>5</sub>	v <sub>6</sub>	v <sub>10</sub>	v <sub>10</sub>

Shard 3

src id

dest id

src value

8	8	11	11	10	11	9	8	11	8	11	8
0	1	1	2	3	5	6	7	7	9	9	11
v <sub>0</sub>	v <sub>1</sub>	v <sub>1</sub>	v <sub>2</sub>	v <sub>3</sub>	v <sub>5</sub>	v <sub>6</sub>	v <sub>7</sub>	v <sub>7</sub>	v <sub>9</sub>	v <sub>9</sub>	v <sub>11</sub>

Rep	Edge Rep	Value	
		Vertex	Edge
CSR	$ E  +  V  + 1$	$ V $	$ E $
G-Shards	$2 E $	$ V  +  E $	$ E $

## G-Shards<sup>[2]</sup>

- Achieve balanced execution
- Improve vertex value access locality
- **Cause more memory usage** than CSR

[2] R. Gupta F. Khorasani et al. 2014. CuSha: Vertex-centric Graph Processing on GPUs. HPCA'14

# Existing Graph Representation for GPU: Tigr

dest id	0	1	1	2	2	3	4	5	6	7	7	8	9	10	10	11	end							
offset	0	1	3	5	7	8	9	11	12	14	16	18	18	20	22	23	24							
edge list	8	0	7	8	11	3	5	11	10	6	11	3	4	9	0	1	8	11	8	11	2	4	5	8

**Tigr<sup>[3]</sup>**

- Reduce imbalance by vertex split
- Still remain balancing opportunity
- Cause more memory usage
- Do not address vertex value access locality

Rep	Edge Rep	Value	
		Vertex	Edge
CSR	$ E  +  V  + 1$	$ V $	$ E $
G-Shards	$2 E $	$ V  +  E $	$ E $
Tigr	$ E  + (2 + Ft) V $	$ V $	$ E $

[3] Q. Junqiao N. Sabet et al. 2018. Tigr: Transforming Irregular Graphs for GPU-Friendly Graph Processing. ASPLOS'18

# Existing Graph Representation for GPU: Tigr

dest id	0	1	1	2	2	3	4	5	6	7	7	8	9	10	10	11	end
offset	0	1	3	5	7	8	9	11	12	14	16	18	18	20	22	23	24

Existing graph representation for GPUs fails to **balance workload** and to improve **locality** while **reducing memory size**

- Still remain workload imbalance
- Cause more memory usage
- Do not address vertex value access locality

Tigr	$ E  + (2 + Ft) V $	$ V $	$ E $
------	---------------------	-------	-------


[3] Q. Junqiao N. Sabet et al. 2018. Tigr: Transforming Irregular Graphs for GPU-Friendly Graph Processing. ASPLOS'18

# Need a **New Graph Representation!**


- Leverage the **high locality**
- **Minimize memory usage** to support larger graphs
- **Align with GPU architecture** to maximize performance

# Observation 1: The Reordered Graph Has a Community on a Diagonal

- Most vertices are densely connected within certain groups
- With reordering algorithms, real-world graphs can be reordered in diagonal lines




Random Order




Community-based

# Solution 1: Community-aware Clustered Graph Representation



- Extract communities of real-world graph as clusters
  - Execute edges in the same cluster on the same GPU core
- ➔ CR<sup>2</sup> can **exploit the vertex locality**



Random Order



Community-based





Clustering in CR<sup>2</sup>





# Solution 1: Community-aware Clustered Graph Representation

- Extract communities of real-world graph as clusters
- Execute edges in the same cluster on the same GPU core
- ➔ CR<sup>2</sup> can **exploit the vertex locality**
- ➔ **Reduce memory usage** by representing vertex id with local id




Clustering in CR<sup>2</sup>

# Solution 1: Community-aware Clustered Graph Representation




Make clusters to improve locality  
Reduce memory usage by using local id


Cluster-0




Cluster-2



Cluster-1




Cluster-0 graph




Cluster-1 graph



Cluster-2 graph



Inter-cluster graph



Seperated subgraph for inter cluster

# Solution 1: Community-aware Clustered Graph Representation

Cluster-0 graph

src id<sub>4bit</sub>

0

1

2

4

5

offset<sub>8bit</sub>

0

5

7

8

11

12

edge list<sub>4bit</sub>

1

2

3

4

5

2

5

5

2

3

5

2

Cluster-1 graph

src id<sub>4bit</sub>

0

1

offset<sub>8bit</sub>

0

1

2

edge list<sub>4bit</sub>

1

0

Cluster-2 graph

src id<sub>4bit</sub>

0

1

2

3

offset<sub>8bit</sub>

0

1

2

4

6

edge list<sub>4bit</sub>

2

0

1

3

0

1

Inter-cluster graph

src id<sub>8bit</sub>

3

4

17

offset<sub>8bit</sub>

0

1

3

4


edge list<sub>8bit</sub>

16

33

17

32



Gather Processing

Execute edges in the same cluster on the same GPU core






Cluster-0								Cluster-1								Cluster-2								Inter-cluster							
T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	T4	T5	T6	T7
0	1	2	4	5				0	1							0	1	2	3					3	4	17					
0	5	7	8	11				0	1							0	1	2	4					0	1	3					
5	7	8	11	12				1	2							1	2	4	6					1	3	4					
1	2	5	2	2				1	0							2	0	1	0					16	33	32					
2	5		3															3	1						17						
3			5																												
4																															
5																															

- Improve locality
- Reduce memory usage with local id

- Improve locality
- Reduce memory usage with local id
- But, **still suffered from workload imbalance**


# Observation 2: Degree Regulation can Remove Offset Array

- Offset array indicates the number of neighboring edges
- If graph representation has a fixed number of edges per vertex,
  - Can remove offset array
  - Can balance workload




# Solution 2: Degree-ordered Subgraph

- Partition the graph into multiple degree-ordered subgraphs in which all the vertices have the **Degree-n regularized number of edges**
- Enable **fine-grained workload balancing** across GPU warps with less memory usage



# Solution 2: Degree-ordered Subgraph



Cluster-0 graph

src id<sub>4bit</sub>

0012445

offset<sub>8bit</sub>

04578101112

edge list<sub>4bit</sub>

123452552352

Cluster-1 graph

src id<sub>4bit</sub>

0

1

offset<sub>8bit</sub>

0

1

2

edge list<sub>4bit</sub>

1

0

Cluster-2 graph

src id<sub>4bit</sub>

0

1

2

3

offset<sub>8bit</sub>

0

1

2

4

6

edge list<sub>4bit</sub>

2

0

1

3

0


1

# Inter-cluster graph

src id <sub>8bit</sub>	3	4	17	
offset <sub>8bit</sub>	0	1	3	4
edge list <sub>8bit</sub>	16	33	17	32

**Vertex-split graph & representation**  
 Split vertex to make it a power-of-two

# Solution: CR<sup>2</sup> Representation



Cluster-0 graph												
src id <sub>4bit</sub>	0	0	1	2	4	4	5					
offset <sub>8bit</sub>	0		4		5		7	8	10	11	12	
edge list <sub>4bit</sub>	1	2	3	4	5	2	5	5	2	3	5	2

Cluster-1 graph				
src id <sub>4bit</sub>	0	1		
offset <sub>8bit</sub>	0	1	2	
edge list <sub>4bit</sub>	1	0		

Cluster-2 graph						
src id <sub>4bit</sub>	0	1	2	3		
offset <sub>8bit</sub>	0	1	2	4	6	
edge list <sub>4bit</sub>	2	0	1	3	0	1

Inter-cluster graph				
src id <sub>8bit</sub>	3	4	17	
offset <sub>8bit</sub>	0	1	3	4
edge list <sub>8bit</sub>	16	33	17	32



Remove offset array & Generate Degree-n Subgraph

Cluster-0 degree-4	
src id <sub>4bit</sub>	0
edge list <sub>4bit</sub>	1 2 3 4

Cluster-0 degree-2	
src id <sub>4bit</sub>	1 4
edge list <sub>4bit</sub>	2 5 2 3

Cluster-0 degree-1	
src id <sub>4bit</sub>	0 2 4 5
edge list <sub>4bit</sub>	5 5 5 2

Cluster-1 degree-1	
src id <sub>4bit</sub>	0 1
edge list <sub>4bit</sub>	1 0


Cluster-0 degree-2	
src id <sub>4bit</sub>	2 3
edge list <sub>4bit</sub>	1 3 0 1

Cluster-2 degree-1	
src id <sub>4bit</sub>	0 1
edge list <sub>4bit</sub>	2 0

Inter-Cluster degree-1	
src id <sub>8bit</sub>	4
edge list <sub>8bit</sub>	33 17

Inter-Cluster degree-1	
src id <sub>8bit</sub>	3 17
edge list <sub>8bit</sub>	16 32

# Solution: CR<sup>2</sup> Representation



Cluster-0 graph

src id<sub>4bit</sub>

00

1

2

4

4

5

offset<sub>8bit</sub>

0

4

5

7

8

10

11

12

edge list<sub>4bit</sub>

1

2

3

4

5

2

5

5

2

3

5

2

# Cluster-1 graph

src id <sub>4bit</sub>	0	1	
offset <sub>8bit</sub>	0	1	2
edge list <sub>4bit</sub>	1	0	

Cluster-2 graph

src id<sub>4bit</sub>

0

1

2

3

offset<sub>8bit</sub>

0

1

2

4

6

edge list<sub>4bit</sub>

2

0

1

3

0

1

# Inter-cluster graph

src id <sub>8bit</sub>	3	4	17	
offset <sub>8bit</sub>	0	1	3	4
edge list <sub>8bit</sub>	16	33	17	32



Remove offset array & Generate Degree-n Subgraph

Cluster-0 degree-4

src id<sub>4bit</sub>

0

edge list<sub>4bit</sub>

1

2

3

4

Cluster-0 degree-2

src id<sub>4bit</sub>

14

edge list<sub>4bit</sub>

2523

**Cluster-0 degree-1**

src id <sub>4bit</sub>	0	2	4	5
edge list <sub>4bit</sub>	5	5	5	2

**Cluster-1 degree-1**

src id <sub>4bit</sub>	0	1
edge list <sub>4bit</sub>	1	0

Cluster-0 degree-2

src id<sub>4bit</sub>

2

3

edge list<sub>4bit</sub>

1

3

0

1

**Cluster-2 degree-1**

src id <sub>4bit</sub>	0	1
edge list <sub>4bit</sub>	2	0

Inter-Cluster degree-1

src id<sub>8bit</sub>

4

edge list<sub>8bit</sub>

33

17

**Inter-Cluster degree-1**

src id <sub>8bit</sub>	3	17
edge list <sub>8bit</sub>	16	32

- High locality
- Minimize memory usage
- Align with GPU architecture



# Solution: CR<sup>2</sup> Representation

<b>Cluster-0 degree-4</b> src id <sub>4bit</sub> <span style="border: 1px solid red; padding: 2px;">0</span> edge list <sub>4bit</sub> <span style="border: 1px solid red; padding: 2px;">1 2 3 4</span>	<b>Cluster-0 degree-2</b> src id <sub>4bit</sub> <span style="border: 1px solid green; padding: 2px;">1 4</span> edge list <sub>4bit</sub> <span style="border: 1px solid green; padding: 2px;">2 5 2 3</span>	<b>Cluster-0 degree-1</b> src id <sub>4bit</sub> <span style="border: 1px solid red; padding: 2px;">0 2 4 5</span> edge list <sub>4bit</sub> <span style="border: 1px solid red; padding: 2px;">5 5 5 2</span>	<b>Cluster-1 degree-1</b> src id <sub>4bit</sub> <span style="border: 1px solid green; padding: 2px;">0 1</span> edge list <sub>4bit</sub> <span style="border: 1px solid green; padding: 2px;">1 0</span>
<b>Cluster-0 degree-2</b> src id <sub>4bit</sub> <span style="border: 1px solid green; padding: 2px;">2 3</span> edge list <sub>4bit</sub> <span style="border: 1px solid green; padding: 2px;">1 3 0 1</span>	<b>Cluster-2 degree-1</b> src id <sub>4bit</sub> <span style="border: 1px solid green; padding: 2px;">0 1</span> edge list <sub>4bit</sub> <span style="border: 1px solid green; padding: 2px;">2 0</span>	<b>Inter-Cluster degree-1</b> src id <sub>8bit</sub> <span style="border: 1px solid gray; padding: 2px;">4</span> edge list <sub>8bit</sub> <span style="border: 1px solid gray; padding: 2px;">33 17</span>	<b>Inter-Cluster degree-1</b> src id <sub>8bit</sub> <span style="border: 1px solid gray; padding: 2px;">3 17</span> edge list <sub>8bit</sub> <span style="border: 1px solid gray; padding: 2px;">16 32</span>

↓  
Gather Processing

## Intra-Cluster Execution


Degree-4 Execution								Degree-2 Execution								Degree-1 Execution							
T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	T4	T5	T6	T7
0	0	0	0					1	1	4	4	2	2	3	3	0	2	4	5	0	1	0	1
1	2	3	4					2	5	2	3	1	3	0	1	5	5	5	2	1	0	2	0

Execute the degree-n subgraphs of each cluster simultaneously

## Inter-Cluster Execution


Degree-4 Execution								Degree-2 Execution								Degree-1 Execution							
T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	T4	T5	T6	T7	T0	T1	T2	T3	T4	T5	T6	T7
								4	4							3	17						
								33	17							16	32						

# Solution: CR<sup>2</sup> Representation




# Overall Performance

- Achieve **6.47x** and **1.55x** performance geomean speedup compared to VWC-CSR and Tigr
- Use NVIDIA Geforce RTX 3090
- Use Four graph algorithms: PageRank(PR), Breadth-First Search(BFS), Connected Components(CC), and Single Source Shortest Path(SSSP)



# Memory Usage

- Achieve **12.3%** and **32.2%** less memory on geomean average compared with CSR and Tigr



# Conclusion

- This work proposes a new graph representation called **CR<sup>2</sup>**
- Based on two key solution,
  - Community-aware clustered subgraph
  - Degree-ordered subgraphs with vertex degree regulation
- CR<sup>2</sup> enhance graph processing on GPU by,
  - Improving locality
  - Minimizing memory usage
  - Aligning with GPU architecture
- Achieve 1.53 times performance speedup while using 32.1% less memory on the geomean average compared to the state-of-the-art techniques

**Thank you** 😊

shin0403@yonsei.ac.kr

# Specification of Existing Graph Representation

Rep	Edge Rep	Value	
		Vertex	Edge
CSR	$ E  +  V  + 1$	$ V $	$ E $
G-Shards	$2 E $	$ V  +  E $	$ E $
Tigr	$ E  + (1 + F_t) V $	$ V $	$ E $
CR <sup>2</sup>	$(1 - r) E  + (1 + F_c) V $	$ V $	$ E $

## CSR & CSR-based virtual wrap-centric model<sup>[1]</sup>

- Suffered from imbalance among threads within warps
- Statically fixed, leading to underutilized GPU lanes

## G-Shards<sup>[2]</sup>

- Improve lane utilization and memory
- Cause more memory than CSR

## Tigr<sup>[3]</sup>

- Reduce imbalance by splitting vertices and redistributing edges
- Still faces inter-warp workload imbalance
- Cause memory overheads

[1] S. S. Hong et al. 2011. Accelerating CUDA Graph Algorithms at Maximum Warp. PPOPP'11

[2] R. Gupta F. Khorasani et al. 2014. CuSha: Vertex-centric Graph Processing on GPUs. HPCA'14

[3] Q. Junqiao N. Sabet et al. 2018. Tigr: Transforming Irregular Graphs for GPU-Friendly Graph Processing. ASPLOS'18

# CR2 Processing Kernel

---

## Algorithm 4: Example of CR<sup>2</sup> processing kernel

---

**Input:** *deg* : Degree of this kernel

baseIDList: List of base vertex id

edgeList: List of remaining vertex id

isPull: Indicator for direction

workload: Number of virtual nodes

```
1  eid ← threadIdx.x + blockDim.x * blockIdx.x
2  vid = eid >> deg
3  if vid ≥ workload then
4    |   return;
5  src = baseIDList[vid]
6  if isDense then
7    |   globalID ← src & 0xffff0000
8    |   dest ← globalID | (DENSE_TYPE *)edgeList[eid]
9  else
10   |   dest ← (SPARSE_TYPE*)edgeList[eid]
11  if isPull then
12   |   swap(src, dest)
13  ...
14  // perform algorithm with source and destination ID.
```

---



# Expand List for Active Vertex Supporting





Figure 7: Source pointer representation in the expand list




Figure 9: Memory usage of VWC-CSR, Tigr and CR<sup>2</sup>. Each graph is normalized to the memory usage of VWC-CSR.






Figure 10: Performance comparison between CR<sup>2</sup> without the expand list and with the expand list for the BFS algorithm.

# Add & Delete Cost




(a) Comparison of Degree-n subgraphs

Operation	CSR	CR <sup>2</sup>
add & delete	$O( V  +  E )$	$O( V  +  V_v )$
find neighbors	$O(deg(v))$	$O(deg(v))$



(b) Add edge (4, v)




(c) Delete edge (1, 5)

# Dataset Specification


**Table 3: Dataset specification [6].  $\text{edges}_d$  denotes the ratio of the edges in the intra-cluster graph with cluster size  $2^{16} \times 2^{16}$  over the entire edges.**

Dataset	# nodes	# edges	Max deg	% $\text{edges}_d$	sym
uk-2005(UK)	130K	23M	850	99 %	sym
indochina-2004(IC)	7,415K	302M	56,425	93 %	sym
hollywood-2009(HW)	1,140K	113M	11,467	70 %	sym
soc-twitter-2010(TW)	21,298K	530M	698,112	38%	sym
soc-LiveJournal(LJ)	4,848K	86M	20,333	19%	sym
soc-orkut(OK)	2,997K	213M	27,466	15%	sym
it-2004(IT)	41M	1,151M	1,326,745	92%	asym

# Soc-LiveJournal vs IndoChina-2004 Graph Dataset



# Build Time



**Figure 12: Build Time of VWC-CSR, Tigr and CR<sup>2</sup>. Each graph is normalized to the build time of VWC-CSR and performs one Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz.**