CPU□□

□□□□□□□□

Figure 1. □□□□



Figure 2. □□□□□□

□□□□

OpCode	OpCodeSub	Inst	Kind	Description
00001	001	add	R	□□□
	00010	001	addi	I
□□□		xxx	xxx	x

□□□□

□□□□□□

00001

- add(001) : □□□□ `rs1` □ `rs2` □□□□□□□□□□□□□□□□ `rd` □□□□□ ⇒ `rd = rs1 + rs2`

00010

- addi(001) : □□□□ `rs1` □ □□ `imm` □□□□□□□□□□□□□□□□ `rd` □□□□□ ⇒ `rd = rs1 + imm`

□□□□

yogo	setsumei
opcode	Operation Code □□□□□□□□□□□
opcode_sub	opcode □□□□□□□□□□□
rd	Register Destination □□□□□□□□□□□□□□□□□□□□□□□□□□□□
rs1, rs2	Register Source □□□□□□□□□□□□□□□□□□□□□□
imm	Immediate □□□□□□□□□□□□□□□□□□
reserved	□□□□□□□□□

yogo	setsumei
yogo	setsumei