

# CPU

## Instruction Format




Figure 1. R-type




Figure 2. I-type

## Instruction Set

| OpCode | OpCodeSub | Inst | Kind | Description |
|--------|-----------|------|------|-------------|
| 00001  | 001       | add  | R    | R-type      |
|        | 00010     | 001  | addi | I           |
|        |           | xxx  | xxx  | x           |

## add

## addi

### 00001

- add(001) :  $rs1 + rs2 \rightarrow rd$

### 00010

- addi(001) :  $rs1 + imm \rightarrow rd$

## Instruction Set

| yogo       | setsume              |
|------------|----------------------|
| opcode     | Operation Code       |
| opcode_sub | opcode               |
| rd         | Register Destination |
| rs1, rs2   | Register Source      |
| imm        | Immediate            |
| reserved   |                      |

|             |                 |
|-------------|-----------------|
| <b>yogo</b> | <b>setsumei</b> |
| yogo        | setsumei        |