CPU

47 16	15 13		8 7 5	4 0
	' '	l ' ' .'	' ' ' ' '	
imm	rs1	rd	dpcode_sub	opcode

Figure 1. 0000

47	23 22 18		12 8	3 7 5	4 0
reserved	rs2	rs1	rd	opcode_sub	opcode

Figure 2. 000000



OpCode	OpCodeSub	Inst	Kind	Description
00001	00010	add	R	000
00001		001	addi	I
000		xxx	xxx	x

	ш		
	 ш	 ш	
	 ш	 	
	 ш	 ш	
	 ш	 	

00001

• add(001): 0000 rs1 0 rs2 000000000000 rd 00000 ⇒ rd = rs1 + rs2

00010

• addi(001): □□□□ rs1 □ □□ imm □□□□□□□□□□□□ rd □□□□□ ⇒ rd = rs1 + imm



yogo	setsumei
opcode	Operation Code DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD
opcode_sub	opcode DDDDDDDDDD
rd	Register Destination 000000000000000000000000000000000000
rs1, rs2	Register Source
imm	Immediate 000000000000000
reserved	

yogo	setsumei
yogo	setsumei