BAB VI

DESAIN FSM DAN IMPLEMENTASI

6.1 Tujuan

- 1. Praktikan mampu memahami jenis-jenis metodologi desain HDL.
- 2. Praktikan mampu memahami dan membedakan konsep finite state machine Mealy dan Moore.
- 3. Praktikan mampu mengimplementasikan desain finite state machine Mealy dan Moore


6.2 Alat dan Bahan

- 1. Laptop
- 2. Papan Nexys A7

6.3 Dasar Teori

1. Nesxys A7

Nexys A7 merupakan platform papan pengembang sirkuit digital yang lengkap dan siap digunakan. Papan ini berbasis pada Artix-7™ Field Programmable Fate Array (FPGA) dari Xilinx®. Nexys A7 dapat menampung desain mulai dari sirkuit kombinasi pengantar hingga hingga prosesor tertanam dengan dukungan FPGA yang berkapasitas tinggi, memori eksternal yang besar, dan koleksi port seperti USB dan Ehternet. Beberapa perangkat bawaan seperti accelerometer, sensor suhu, mikrofon digital MEMs, amplifier speaker dan beberapa perangkat I/O memungkinkan Nexys A7 digunakan untuk berbagai desain tanpa memerlukan komponen lain.



No	Komponen	No	Komponen		
1.	Power jack	16.	JTAG port for (optional) external cable		
2.	Power switch	17.	RGB LEDs		
3.	USB host connector	18.	Slide switches (16)		
4.	PIC24 programming port	19.	LEDs (16)		
5.	Ethernet connector	20.	Power supply test point(s)		
6.	FPGA Programming done	21.	8 digit 7-seg display		
	LED				
7.	VGA connector	22.	Microphone		
8.	Audio connector	23.	External configuration jumper		
			(SD/USB)		
9.	Programming mode jumper	24.	MicroSD card slot		
10.	Analog signal Pmod port	25.	Shared UART/JTAG USB port		
	(XDAC)				
11.	FPGA configuration reset	26.	Power select jumper and battery header		
	button				
12.	CPU reset button	27.	Power-good LED		
13.	Five pushbuttons	28.	Xilinx Artix-7 FPGA		
14.	Pmod port	29.	DDR2 memory		
15.	Temperature sensor				

(sumber: https://digilent.com/reference/programmable-logic/nexys-a7/reference-manual/)

2. Gaya Pemodelan dan Metodologi Desain HDL


Dalam HDL (terutama VHDL dan verilog) mengenal *modeling styles* atau gaya pemodelan, diantaranya *dataflow*, *behavioral*, dan *structural*. Gaya pemodelan *dataflow* membangun suatu sistem dari bagaimana data mengalir pada sistem. *Dataflow* terdiri dari perintah kode *concurrent signal assignment*. Gaya pemodelan *behavioral* mendeskripsikan

sistem dari perilaku algoritma sistem. Lalu, gaya pemodelan *structural* mendeskripsikan suatu sistem sebagai seperangkat komponen yang saling berhubungan. Arsitektur *structural* terdiri dari pemanggilan dan instansiasi modul-modul atau komponen. Gaya pemodelan *structural* ini dalam dunia pemrograman secara umum juga disebut sebagai Teknik modularitas, yaitu suatu teknik untuk membangun suatu skrip kode dengan memanfaatkan modul-modul yang telah dibuat sebelumnya.


Dalam gaya pemodelan *structural*, terdapat 2 jenis metodologi desain, yaitu *top-down* dan *bottom-up*. Metodologi *top-down* adalah proses perancangan yang dimulai dari modul global (*top*) sampai ke elemen penyusunnya. Pada perancangan secara *top-down*, modul dipecah menjadi sub-modul, lalu sub-modul dipecah dan diimplementasikan menjadi elemen-elemen desain. Metodologi *bottom-up* adalah proses perancangan yang dimulai dari elemen penyusunnya sampai ke modul top. Pada perancangan bottom-up, elemen disusun menjadi submodul lalu sub-modul disusun untuk membentuk modul top

3. Finite State Machine

Rangkaian sekuensial sinkron adalah rangkaian yang menggunakan sinyal *clock* untuk mengontrol operasi rangkaian. Rangkaian ini direalisasikan menggunakan rangkaian kombinasional dan setidaknya terdapat satu buah flipflop. Rangkaian sekuensial sinkron disebut juga *finite state machine* (FSM) yaitu mesin yang memiliki keadaan (*state*) yang terbatas. Terdapat 2 jenis FSM yaitu Moore dan Mealy.



a. Model Moore merupakan rangkaian sekuensial yang keluarannya hanya dipengaruhi oleh *state* rangkaian saat ini (*current state*)



b. Model Mealy merupakan rangkaian sekuensial yang keluarannya dipengaruhi oleh *current state* dan juga masukkan primernya

4. Papan FPGA


FPGA (Field Programmable Gate Arrays) adalah sirkuit terintegrasi yang perangkat kerasnya dapat dikonfigurasi untuk memenuhi kebutuhan spesifik dari pengguna setelah proses manufaktur. Hal ini membolehkan peningkatan fitur dan perbaikan kerusakan langsung di tempat.

(Sumber:

 $https://www.arm.com/glossary/fpga\#: \sim: text = Field\%20 Programmable\%20 Gate\%20 Arrays\%20 (FPGAs, requirements\%20 after\%20 the\%20 manufacturing\%20 process.)$

6.4 Kasus

6.4.1 Kasus FSM Moore




Terdapat rangkaian sekuensial yang memiliki perilaku seperti didekripsikan pada diagram di atas. Setiap perubahan dalam rangkaian terjadi saat transisi naik (rising edge/positive edge) sinyal clock. Berikut tabel-tabel yang mendeskripsikan diagram FSM di atas.

State	Representasi Biner
State0	00
State1	01
State2	10
State3	11


Current			Output
State	Next	\mathbf{y}	
$\mathbf{Q_2Q_1}$	Q_{2next}		
	W=0	W=1	
00	00	01	0
01	10	01	0
10	00	11	0
11	10	01	1

Sehingga dihasilkan persamaan dan rangkaian seperti di bawah ini

$$\begin{split} Q_{2next} &= \overline{w}Q_1 + wQ_2Q_1 \\ Q_{1next} &= w \\ y &= Q_2Q_1 \end{split}$$



6.4.2 Kasus FSM Mealy



Terdapat rangkaian sekuensial yang memiliki perilaku seperti didekripsikan pada diagram di atas. Setiap perubahan dalam rangkaian terjadi saat transisi naik (rising edge/positive edge) sinyal clock. Berikut tabel-tabel yang mendeskripsikan diagram FSM di atas.


State	Representasi Biner		
State0	00		
State1	01		
State2	10		
State3	11		

Ī	Current			Output y	
	State	Next State			
	$\mathbf{Q_2Q_1}$	$Q_{2next}Q_{1next}$			
Į		W=0	W=1	W=0	W=1
	00	00	01	0	0
	01	10	01	0	0
	10	11	00	0	0

11	00	10	0	1

Sehingga dihasilkan persamaan dan rangkaian seperti di bawah ini

$$\begin{aligned} &Q_{2next} = \overline{wQ_2}Q_1 + Q_2\overline{Q_1} \\ &Q_{1next} = w\overline{Q_2} + \overline{w}Q_2\overline{Q_1} \\ &y = wQ_2Q_1 \end{aligned}$$




6.5 Langkah Kerja

reset


Percobaan FSM Moore 6.5.1

1 Pada halaman awal pilih create project






Klik next kemudian buat project dengan nama Modul5_Moore_KelompokXX



3 Klik next hingga pada bagian default part, pilih boards Nexys A7-100T, lanjut klik Next dan klik finish.




4 Buatlah design source dengan nama top dan masukkan source code berikut

```
module top(
input clk,
input a,
input b,
input c,
input d,
input reset,
output ca,
```

```
output cb,
output cc,
output cd,
output ce,
output ce,
output cf,
output cg,
output anode
);
wire in;
fsm_moore U_FSM (
.clock(clk),
  .y(y),
  .reset(reset),
  .a(a),
.b(b),
.c(c),
.d(d)
);
display U_DISPLAY (
.y(y),
.ca(ca),
  .cb(cb),
  .cc(cc),
  .cd(cd),
  .ce(ce),
  .cf(cf),
  .cg(cg),
  .anode (anode)
);
endmodule
```

5 Buat file design source dengan nama fsm_moore



6 Masukkan Source code berikut


```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 20.05.2023 15:30:43
// Design Name:
// Module Name: fsm moore
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module fsm moore(
input a,
input b,
input c,
input d,
input clock,
input reset,
output reg y
);
parameter [1:0]
  state0 = 2'b00,
   state1 = 2'b01,
   state2 = 2'b10,
   state3 = 2'b11;
reg [1:0] current state, next state;
always @(posedge clock or posedge reset) //current state logic
begin
   if (reset==1)begin
      current state = state0;
   end else begin
      current state = next state;
   end
end
always @(current state or a or b or c or d) //next state logic
begin
case (current state)
state0: next state = a? state1 : state0;
state1: next state = b? state1 : state2;
state2: next state = c? state3 : state0;
state3: next state = d? state1 : state2;
endcase
```

```
end
always @(current_state) //output logic
begin
    case (current_state)
        state0: y = 0;
        state1: y = 0;
        state2: y = 0;
        state3: y = 1;
    endcase
end
endmodule
```

7 Buatlah file code design dengan nama display dan masukkan source code di bawah

```
module display(
input
                 У,
output reg anode,
output reg
                 ca=0,
output reg
                 cb=0,
output reg
                 cc=0,
output reg
                 cd=0,
output reg
                 ce=0,
output reg
                 cf=0,
output reg
                 cg=0
);
always @(y) begin
 case(y)//case statement. contacanate all four digits
  0: begin //when the right most digit is on
 anode = 1'b0;
     ca = 0; //on
             //on
     cb = 0;
     cc = 0; //on
     cd = 0; //on
     ce = 0; //on
     cf = 0; //on
     cq = 1; //off
 end
 1: begin //when the second right most digit is on
 anode = 1'b0;
     ca = 1; //off
     cb = 0; //on
     cc = 0; //on
     cd = 1; //off
     ce = 1; //off
     cf = 1; //off
     cg = 1; //off
 end
 endcase
end
endmodule
```

8 Buatlah constraint dan memasukkan source code di bawah ini



```
## This file is a general .xdc for the Nexys A7
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get ports) according to
the top level signal names in the project
## Clock signal
clk }]; #IO L12P T1 MRCC 35 Sch=clk100mhz
create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports {clk}];
#set property CLOCK DEDICATED ROUTE FALSE [get nets a IBUF];
##Switches
reset }]; #IO L24N T3 RS0 15 Sch=sw[0]
w[1] }]; #IO L3N TO DQS EMCCLK 14 Sch=sw[1]
w[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
w[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
w }]; #IO L12N T1 MRCC 14 Sch=sw[4]
w }]; #IO L7N T1 D10 14 Sch=sw[5]
```

```
#set property -dict { PACKAGE PIN U18
                            IOSTANDARD LVCMOS33 } [get ports {
w }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
w }]; #IO_L5N_T0_D07_14 Sch=sw[7]
#set property -dict { PACKAGE PIN T8
                            IOSTANDARD LVCMOS18 } [get ports {
w }]; #IO L24N T3 34 Sch=sw[8]
w }]; #IO 25 34 Sch=sw[9]
SW[10] }]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10]
#set property -dict { PACKAGE PIN T13
                             IOSTANDARD LVCMOS33 } [get_ports {
SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
set property -dict { PACKAGE PIN H6
                             IOSTANDARD LVCMOS33 } [get ports {
d }]; #IO L24P T3 35 Sch=sw[12]
c }]; #IO L20P T3 A08 D24 14 Sch=sw[13]
set property -dict { PACKAGE PIN U11
                           IOSTANDARD LVCMOS33 } [get ports {
b}]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
set property -dict { PACKAGE PIN V10
                             IOSTANDARD LVCMOS33 } [get ports {
a }]; #IO L21P T3 DQS 14 Sch=sw[15]
## LEDs
y }]; #IO_L24P_T3_RS1_15 Sch=led[1]
y }]; #IO L17N T2 A25 15 Sch=led[2]
#set property -dict { PACKAGE PIN R18
                             IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO_L7P_T1_D09_14 Sch=led[4]
y }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
#set property -dict { PACKAGE PIN U17
                            IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO L17P T2 A14 D30 14 Sch=led[6]
#set property -dict { PACKAGE PIN U16
                             IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO L18P T2 A12 D28 14 Sch=led[7]
#set_property -dict { PACKAGE PIN V16
                             IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO L16N T2 A15 D31 14 Sch=led[8]
#set_property -dict { PACKAGE_PIN T15
                             IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO L14N T2 SRCC 14 Sch=led[9]
```

```
y }]; #IO L22P T3 A05 D21 14 Sch=led[10]
y }]; #IO L15N T2 DQS DOUT CSO B 14 Sch=led[11]
y }]; #IO L16P T2 CSI B 14 Sch=led[12]
y }]; #IO L22N T3 A04 D20 14 Sch=led[13]
y }]; #IO L20N T3 A07 D23 14 Sch=led[14]
y }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
LED16 B }]; #IO L5P T0 D06 14 Sch=led16 b
#set property -dict { PACKAGE PIN M16
                   IOSTANDARD LVCMOS33 } [get ports {
LED16 G }]; #IO L10P T1 D14 14 Sch=led16 g
LED16 R }]; #IO L11P T1 SRCC 14 Sch=led16 r
LED17 B }]; #IO L15N T2 DQS ADV B 15 Sch=led17 b
LED17_G }]; #IO_0_14 Sch=led17_g
LED17 R }]; #IO L11N T1 SRCC 14 Sch=led17 r
##7 segment display
set property -dict { PACKAGE PIN T10
                   IOSTANDARD LVCMOS33 } [get ports {
ca }]; #IO L24N T3 A00 D16 14 Sch=ca
cb }]; #IO 25 14 Sch=cb
cc }]; #IO 25 15 Sch=cc
set property -dict { PACKAGE PIN K13
                   IOSTANDARD LVCMOS33 } [get ports {
cd }]; #IO L17P T2 A26 15 Sch=cd
set property -dict { PACKAGE PIN P15
                   IOSTANDARD LVCMOS33 } [get ports {
ce }]; #IO_L13P_T2_MRCC_14 Sch=ce
```

```
set property -dict { PACKAGE PIN T11
                             IOSTANDARD LVCMOS33 } [get ports {
cf }]; #IO L19P T3 A10 D26 14 Sch=cf
cg }]; #IO L4P T0 D04 14 Sch=cg
DP }]; #IO L19N T3 A21 VREF 15 Sch=dp
anode}]; #IO L23P T3 FOE B 15 Sch=an[0]
set_property -dict { PACKAGE PIN J18
                             IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO L23N T3 FWE B 15 Sch=an[1]
set property -dict { PACKAGE PIN T9
                             IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO L24P T3 A01 D17 14 Sch=an[2]
set property -dict { PACKAGE PIN J14
                             IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO L19P T3 A22 15 Sch=an[3]
anode}]; #IO L8N T1 D12 14 Sch=an[4]
set property -dict { PACKAGE PIN T14
                             IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO L14P T2 SRCC 14 Sch=an[5]
set property -dict { PACKAGE PIN K2
                             IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO L23P T3 35 Sch=an[6]
anode}]; #IO L23N T3 A02 D18 14 Sch=an[7]
##Buttons
CPU RESETN }]; #IO L3P TO DQS AD1P 15 Sch=cpu resetn
#set property -dict { PACKAGE PIN N17
                             IOSTANDARD LVCMOS33 } [get ports {
BTNC }]; #IO L9P T1 DQS 14 Sch=btnc
#set property -dict { PACKAGE PIN M18
                             IOSTANDARD LVCMOS33 } [get ports {
BTNU }]; #IO L4N T0 D05 14 Sch=btnu
#set property -dict { PACKAGE PIN P17
                             IOSTANDARD LVCMOS33 } [get ports {
BTNL }]; #IO L12P T1 MRCC 14 Sch=btnl
#set property -dict { PACKAGE PIN M17
                             IOSTANDARD LVCMOS33 } [get ports {
BTNR }]; #IO L10N T1 D15 14 Sch=btnr
```

```
BTND }]; #IO L9N T1 DQS D13 14 Sch=btnd
##Pmod Headers
##Pmod Header JA
JA[1] }]; #IO L20N T3 A19 15 Sch=ja[1]
JA[2] }]; #IO L21N T3 DQS A18 15 Sch=ja[2]
JA[3] }]; #IO L21P T3 DQS 15 Sch=ja[3]
#set property -dict { PACKAGE PIN G17
                    IOSTANDARD LVCMOS33 } [get ports {
JA[4] }]; #IO L18N T2 A23 15 Sch=ja[4]
#set property -dict { PACKAGE PIN D17
                    IOSTANDARD LVCMOS33 } [get ports {
JA[7] }]; #IO L16N T2 A27 15 Sch=ja[7]
#set property -dict { PACKAGE PIN E17
                    IOSTANDARD LVCMOS33 } [get ports {
JA[8] }]; #IO L16P T2 A28 15 Sch=ja[8]
JA[9] }]; #IO_L22N_T3_A16_15 Sch=ja[9]
JA[10] }]; #IO L22P T3 A17 15 Sch=ja[10]
##Pmod Header JB
JB[1] }]; #IO L1P TO ADOP 15 Sch=jb[1]
JB[2] }]; #IO L14N T2 SRCC 15 Sch=jb[2]
JB[3] }]; #IO L13N T2 MRCC 15 Sch=jb[3]
JB[4] }]; #IO L15P T2 DQS 15 Sch=jb[4]
JB[7] }]; #IO_L11N_T1_SRCC_15 Sch=jb[7]
```

```
JB[8] }]; #IO L5P TO AD9P 15 Sch=jb[8]
JB[9] }]; #IO 0 15 Sch=jb[9]
JB[10] }]; #IO L13P T2 MRCC 15 Sch=jb[10]
##Pmod Header JC
JC[1] }]; #IO L23N T3 35 Sch=jc[1]
#set property -dict { PACKAGE PIN F6
                        IOSTANDARD LVCMOS33 } [get ports {
JC[2] }]; #IO L19N T3 VREF 35 Sch=jc[2]
#set property -dict { PACKAGE PIN J2
                        IOSTANDARD LVCMOS33 } [get ports {
JC[3] }]; #IO L22N T3 35 Sch=jc[3]
#set property -dict { PACKAGE PIN G6
                        IOSTANDARD LVCMOS33 } [get ports {
JC[4] }]; #IO L19P T3 35 Sch=jc[4]
#set_property -dict { PACKAGE PIN E7
                        IOSTANDARD LVCMOS33 } [get ports {
JC[7] }]; #IO L6P T0 35 Sch=jc[7]
#set property -dict { PACKAGE PIN J3
                        IOSTANDARD LVCMOS33 } [get ports {
JC[8] }]; #IO L22P T3 35 Sch=jc[8]
JC[9] }]; #IO_L21P_T3_DQS_35 Sch=jc[9]
#set property -dict { PACKAGE PIN E6
                        IOSTANDARD LVCMOS33 } [get ports {
JC[10] }]; #IO_L5P_T0_AD13P_35 Sch=jc[10]
##Pmod Header JD
JD[1] }]; #IO_L21N_T3_DQS_35 Sch=jd[1]
JD[2] }]; #IO L17P T2 35 Sch=jd[2]
JD[3] }]; #IO L17N T2 35 Sch=jd[3]
#set_property -dict { PACKAGE PIN G3
                        IOSTANDARD LVCMOS33 } [get ports {
JD[4] }]; #IO L20N T3 35 Sch=jd[4]
JD[7] }]; #IO L15P T2 DQS 35 Sch=jd[7]
```

```
#set property -dict { PACKAGE PIN G4
                      IOSTANDARD LVCMOS33 } [get ports {
JD[8] }]; #IO L20P T3 35 Sch=jd[8]
JD[9] }]; #IO L15N T2 DQS 35 Sch=jd[9]
JD[10] }]; #IO L13N T2 MRCC 35 Sch=jd[10]
##Pmod Header JXADC
XA N[1] }]; #IO L9N T1 DQS AD3N 15 Sch=xa n[1]
XA P[1] }]; #IO L9P T1 DQS AD3P 15 Sch=xa p[1]
XA N[2] }]; #IO L8N T1 AD10N 15 Sch=xa n[2]
#set property -dict { PACKAGE PIN A15 IOSTANDARD LVDS
                                   } [get ports {
XA P[2] }]; #IO L8P T1 AD10P 15 Sch=xa p[2]
#set property -dict { PACKAGE PIN B17 IOSTANDARD LVDS
                                  } [get ports {
XA N[3] }]; #IO L7N T1 AD2N 15 Sch=xa n[3]
#set property -dict { PACKAGE PIN B16 IOSTANDARD LVDS
                                   } [get ports {
XA P[3] }]; #IO L7P T1 AD2P 15 Sch=xa p[3]
#set property -dict { PACKAGE PIN A18 IOSTANDARD LVDS
                                  } [get ports {
XA N[4] }]; #IO L10N T1 AD11N 15 Sch=xa n[4]
} [get ports {
XA P[4] }]; #IO L10P T1 AD11P 15 Sch=xa p[4]
##VGA Connector
VGA_R[0] }]; #IO_L8N_T1_AD14N_35 Sch=vga_r[0]
VGA R[1] }]; #IO L7N T1 AD6N 35 Sch=vga r[1]
VGA R[2] }]; #IO L1N TO AD4N 35 Sch=vga r[2]
VGA R[3] }]; #IO L8P T1 AD14P 35 Sch=vga r[3]
```


```
#set property -dict { PACKAGE PIN C6
                                   IOSTANDARD LVCMOS33 } [get ports {
VGA G[0] }]; #IO L1P TO AD4P 35 Sch=vga g[0]
                                   IOSTANDARD LVCMOS33 } [get_ports {
#set property -dict { PACKAGE PIN A5
VGA G[1] }]; #IO L3N TO DQS AD5N 35 Sch=vga g[1]
#set property -dict { PACKAGE PIN B6
                                   IOSTANDARD LVCMOS33 } [get ports {
VGA G[2] }]; #IO L2N TO AD12N 35 Sch=vga g[2]
#set property -dict { PACKAGE PIN A6
                                   IOSTANDARD LVCMOS33 } [get ports {
VGA G[3] }]; #IO L3P T0 DQS AD5P 35 Sch=vga g[3]
#set property -dict { PACKAGE PIN B7
                                   IOSTANDARD LVCMOS33 } [get ports {
VGA B[0] }]; #IO L2P T0 AD12P 35 Sch=vga b[0]
#set property -dict { PACKAGE PIN C7
                                  IOSTANDARD LVCMOS33 } [get ports {
VGA B[1] }]; #IO L4N T0 35 Sch=vga b[1]
VGA B[2] }]; #IO L6N T0 VREF 35 Sch=vga b[2]
#set property -dict { PACKAGE PIN D8
                                  IOSTANDARD LVCMOS33 } [get ports {
VGA B[3] }]; #IO L4P T0 35 Sch=vga b[3]
VGA HS }]; #IO L4P T0 15 Sch=vga hs
VGA VS }]; #IO L3N TO DQS AD1N 15 Sch=vga vs
##Micro SD Connector
#set property -dict { PACKAGE PIN E2
                                  IOSTANDARD LVCMOS33 } [get ports {
SD RESET }]; #IO L14P T2 SRCC 35 Sch=sd reset
#set property -dict { PACKAGE PIN A1
                                   IOSTANDARD LVCMOS33 } [get ports {
SD_CD }]; #IO_L9N_T1_DQS_AD7N_35 Sch=sd_cd
#set property -dict { PACKAGE PIN B1
                                   IOSTANDARD LVCMOS33 } [get ports {
SD_SCK }]; #IO_L9P_T1_DQS_AD7P_35 Sch=sd_sck
#set property -dict { PACKAGE PIN C1
                                  IOSTANDARD LVCMOS33 } [get ports {
SD CMD }]; #IO L16N T2 35 Sch=sd cmd
#set property -dict { PACKAGE PIN C2
                                 IOSTANDARD LVCMOS33 } [get_ports {
SD DAT[0] }]; #IO L16P T2 35 Sch=sd dat[0]
#set_property -dict { PACKAGE PIN E1
                                   IOSTANDARD LVCMOS33 } [get ports {
SD DAT[1] }]; #IO L18N T2 35 Sch=sd dat[1]
#set_property -dict { PACKAGE_PIN F1
                                   IOSTANDARD LVCMOS33 } [get ports {
SD DAT[2] }]; #IO L18P T2 35 Sch=sd dat[2]
```


```
SD DAT[3] }]; #IO L14N T2 SRCC 35 Sch=sd dat[3]
##Accelerometer
ACL MISO }]; #IO L11P T1 SRCC 15 Sch=acl miso
ACL MOSI }]; #IO L5N TO AD9N 15 Sch=acl mosi
ACL SCLK }]; #IO L14P T2 SRCC 15 Sch=acl sclk
ACL CSN }]; #IO L12P T1 MRCC 15 Sch=acl csn
ACL INT[1] }]; #IO L2P TO AD8P 15 Sch=acl int[1]
ACL INT[2] }]; #IO L20P T3 A20 15 Sch=acl int[2]
##Temperature Sensor
TMP SCL }]; #IO L1N TO ADON 15 Sch=tmp scl
TMP_SDA }]; #IO_L12N_T1_MRCC_15 Sch=tmp_sda
TMP INT }]; #IO L6N T0 VREF 15 Sch=tmp int
TMP_CT }]; #IO_L2N_T0_AD8N_15 Sch=tmp ct
##Omnidirectional Microphone
M CLK }]; #IO 25 35 Sch=m clk
M DATA }]; #IO L24N T3 35 Sch=m data
M_LRSEL }]; #IO_0_35 Sch=m_lrsel
```

```
##PWM Audio Amplifier
AUD PWM }]; #IO L4N T0 15 Sch=aud pwm
AUD SD }]; #IO L6P T0 15 Sch=aud sd
##USB-RS232 Interface
UART TXD IN }]; #IO L7P T1 AD6P 35 Sch=uart txd in
#set property -dict { PACKAGE PIN D4
                            IOSTANDARD LVCMOS33 } [get ports {
UART TXD }]; #IO L11N T1 SRCC 35 Sch=uart rxd out
#set property -dict { PACKAGE PIN D3
                           IOSTANDARD LVCMOS33 } [get ports {
UART CTS }]; #IO L12N T1 MRCC 35 Sch=uart cts
UART RTS }]; #IO L5N TO AD13N 35 Sch=uart rts
##USB HID (PS/2)
PS2 CLK }]; #IO L13P T2 MRCC 35 Sch=ps2 clk
#set property -dict { PACKAGE PIN B2
                           IOSTANDARD LVCMOS33 } [get ports {
PS2 DATA }]; #IO L10N T1 AD15N 35 Sch=ps2 data
##SMSC Ethernet PHY
ETH_MDC }]; #IO_L11P_T1_SRCC_16 Sch=eth_mdc
#set_property -dict { PACKAGE PIN A9
                            IOSTANDARD LVCMOS33 } [get ports {
ETH MDIO }]; #IO L14N T2 SRCC 16 Sch=eth mdio
#set property -dict { PACKAGE PIN B3
                            IOSTANDARD LVCMOS33 } [get_ports {
ETH RSTN }]; #IO L10P T1 AD15P 35 Sch=eth rstn
#set_property -dict { PACKAGE PIN D9
                            IOSTANDARD LVCMOS33 } [get ports {
ETH CRSDV }]; #IO L6N T0 VREF 16 Sch=eth crsdv
#set property -dict { PACKAGE PIN C10
                           IOSTANDARD LVCMOS33 } [get ports {
ETH RXERR }]; #IO L13N T2 MRCC 16 Sch=eth rxerr
```


```
ETH RXD[0] }]; #IO L13P T2 MRCC 16 Sch=eth rxd[0]
#set_property -dict { PACKAGE PIN D10
                            IOSTANDARD LVCMOS33 } [get_ports {
ETH_RXD[1] }]; #IO_L19N_T3_VREF_16 Sch=eth_rxd[1]
#set property -dict { PACKAGE PIN B9
                            IOSTANDARD LVCMOS33 } [get ports {
ETH TXEN }]; #IO L11N T1 SRCC 16 Sch=eth txen
#set property -dict { PACKAGE PIN A10
                            IOSTANDARD LVCMOS33 } [get ports {
ETH TXD[0] }]; #IO L14P T2 SRCC 16 Sch=eth txd[0]
#set property -dict { PACKAGE PIN A8
                            IOSTANDARD LVCMOS33 } [get ports {
ETH TXD[1] }]; #IO L12N T1 MRCC 16 Sch=eth txd[1]
#set property -dict { PACKAGE PIN D5
                            IOSTANDARD LVCMOS33 } [get ports {
ETH REFCLK }]; #IO L11P T1 SRCC 35 Sch=eth refclk
#set property -dict { PACKAGE PIN B8
                            IOSTANDARD LVCMOS33 } [get ports {
ETH INTN }]; #IO L12P T1 MRCC 16 Sch=eth intn
##Quad SPI Flash
QSPI DQ[0] }]; #IO L1P T0 D00 MOSI 14 Sch=qspi dq[0]
QSPI DQ[1] }]; #IO L1N TO D01 DIN 14 Sch=qspi dq[1]
QSPI DQ[2] }]; #IO L2P T0 D02 14 Sch=qspi dq[2]
QSPI_DQ[3] }]; #IO_L2N_T0_D03_14 Sch=qspi_dq[3]
QSPI CSN }]; #IO L6P T0 FCS B 14 Sch=qspi csn
```

9 Untuk melihat rangkaian, klik open elaborated design kemudian pilih schematic





- 10 Sambungkan papan dengan laptop dan nyalakan switch power
- 11 sambungkan papan ke vivado



12 Generate Bitstream



- 13 Klik Program device
- 14 Aktifkan switch yang terhubung pada constrain dan lihat keluarannya


6.5.2 Percobaan FSM Mealy

7 Pada halaman awal pilih create project







8 Klik next kemudian buat project dengan nama Modul5_Moore_KelompokXX



9 Klik next hingga pada bagian default part, pilih boards Nexys A7-100T, lanjut klik Next dan klik finish.



10 Buat file design source dengan nama fsm_mealy



11 Masukkan Source code berikut

```
module fsm_mealy(
input a,
input b,
input c,
input d,
input clock,
input reset,
output reg y
);
parameter [1:0] state0 = 2'b00, state1 = 2'b01, state2 =
2'b10, state3 = 2'b11;
reg [1:0] current_state, next_state;
always @(posedge clock or posedge reset) //current state logic
begin
```


```
if (reset) begin
current state = state0;
end else begin
current_state = next_state;
end
end
always @(current_state or a or b or c or d) //next state logic
begin
case (current_state)
state0: next_state = a? state1 : state0;
state1: next_state = b? state1 : state2;
state2: next_state = c? state0 : state3;
state3: next state = d? state2 : state0;
endcase
end
always @(current state or a or b or c or d) //output logic
begin
case (current state)
state0: y = 0;
state1: y = 0;
state2: y = 0;
state3: y = d? 1 : 0;
endcase
end
endmodule
```

- 12 masukkan source code display dari percobaan 1
- 13 buat code design top dengan source code berikut

```
module top(
input clk,
input a,
input b,
input c,
input d,
input reset,
output ca,
output cb,
output cc,
output cd,
output ce,
output cf,
output cg,
output anode
);
fsm_mealy U_FSM (
.clock(clk),
 .y(y),
  .reset(reset),
  .a(a),
.b(b),
.c(c),
.d(d)
```

```
display U_DISPLAY (
    .y(y),
    .ca(ca),
    .cb(cb),
    .cc(cc),
    .cd(cd),
    .ce(ce),
    .cf(cf),
    .cg(cg),
    .anode(anode)
);
endmodule
```

14 Buatlah constraint dan memasukkan source code di bawah ini



```
##Switches
set property -dict { PACKAGE PIN J15
                                    IOSTANDARD LVCMOS33 } [get ports {
reset }]; #IO L24N T3 RS0 15 Sch=sw[0]
w[1] }]; #IO L3N TO DQS EMCCLK 14 Sch=sw[1]
#set property -dict { PACKAGE PIN M13
                                    IOSTANDARD LVCMOS33 } [get ports {
w[2] }]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
#set property -dict { PACKAGE PIN R15
                                    IOSTANDARD LVCMOS33 } [get ports {
w[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
#set property -dict { PACKAGE PIN R17
                                    IOSTANDARD LVCMOS33 } [get ports {
w }]; #IO L12N T1 MRCC 14 Sch=sw[4]
#set property -dict { PACKAGE PIN T18
                                    IOSTANDARD LVCMOS33 } [get ports {
w }]; #IO L7N T1 D10 14 Sch=sw[5]
#set property -dict { PACKAGE PIN U18
                                    IOSTANDARD LVCMOS33 } [get ports {
w }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
#set property -dict { PACKAGE PIN R13
                                    IOSTANDARD LVCMOS33 } [get ports {
w }]; #IO L5N T0 D07 14 Sch=sw[7]
#set property -dict { PACKAGE PIN T8
                                    IOSTANDARD LVCMOS18 } [get ports {
w }]; #IO L24N T3 34 Sch=sw[8]
#set property -dict { PACKAGE PIN U8
                                    IOSTANDARD LVCMOS18 } [get ports {
w }]; #IO 25 34 Sch=sw[9]
SW[10] }]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10]
#set property -dict { PACKAGE PIN T13
                                    IOSTANDARD LVCMOS33 } [get ports {
SW[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11]
set property -dict { PACKAGE PIN H6
                                    IOSTANDARD LVCMOS33 } [get ports {
d }]; #IO L24P T3 35 Sch=sw[12]
set property -dict { PACKAGE PIN U12
                                    IOSTANDARD LVCMOS33 } [get ports {
c }]; #IO L20P T3 A08 D24 14 Sch=sw[13]
set_property -dict { PACKAGE_PIN U11
                                    IOSTANDARD LVCMOS33 } [get ports {
b}]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
set property -dict { PACKAGE PIN V10
                                    IOSTANDARD LVCMOS33 } [get ports {
a }]; #IO L21P T3 DQS 14 Sch=sw[15]
## LEDs
```

```
#set property -dict { PACKAGE PIN K15
                           IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO L24P T3 RS1 15 Sch=led[1]
#set_property -dict { PACKAGE PIN J13
                           IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO L17N T2 A25 15 Sch=led[2]
#set property -dict { PACKAGE PIN R18
                           IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO L7P T1 D09 14 Sch=led[4]
y }]; #IO L18N T2 A11 D27 14 Sch=led[5]
y }]; #IO L17P T2 A14 D30 14 Sch=led[6]
y }]; #IO L18P T2 A12 D28 14 Sch=led[7]
y }]; #IO L16N T2 A15 D31 14 Sch=led[8]
y }]; #IO L14N T2 SRCC 14 Sch=led[9]
y }]; #IO_L22P_T3 A05 D21 14 Sch=led[10]
y }]; #IO L15N T2 DQS DOUT CSO B 14 Sch=led[11]
#set property -dict { PACKAGE PIN V15
                           IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO_L16P_T2_CSI_B_14 Sch=led[12]
y }]; #IO L22N T3 A04 D20 14 Sch=led[13]
#set property -dict { PACKAGE PIN V12
                          IOSTANDARD LVCMOS33 } [get ports {
y }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
y }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
#set property -dict { PACKAGE PIN R12
                           IOSTANDARD LVCMOS33 } [get ports {
LED16 B }]; #IO L5P T0 D06 14 Sch=led16 b
#set property -dict { PACKAGE PIN M16
                           IOSTANDARD LVCMOS33 } [get ports {
LED16 G }]; #IO L10P T1 D14 14 Sch=led16 g
#set property -dict { PACKAGE PIN N15
                           IOSTANDARD LVCMOS33 } [get ports {
LED16 R }]; #IO L11P T1 SRCC 14 Sch=led16 r
#set property -dict { PACKAGE PIN G14
                           IOSTANDARD LVCMOS33 } [get ports {
LED17 B }]; #IO L15N T2 DQS ADV B 15 Sch=led17 b
#set property -dict { PACKAGE PIN R11
                           IOSTANDARD LVCMOS33 } [get ports {
LED17 G }]; #IO 0 14 Sch=led17 g
```

```
LED17 R }]; #IO L11N T1 SRCC 14 Sch=led17 r
##7 segment display
set property -dict { PACKAGE PIN T10
                             IOSTANDARD LVCMOS33 } [get ports {
ca }]; #IO L24N T3 A00 D16 14 Sch=ca
cb }]; #IO 25 14 Sch=cb
cc }]; #IO 25 15 Sch=cc
set property -dict { PACKAGE PIN K13
                             IOSTANDARD LVCMOS33 } [get ports {
cd }]; #IO L17P T2 A26 15 Sch=cd
ce }]; #IO L13P T2 MRCC 14 Sch=ce
set property -dict { PACKAGE PIN T11
                             IOSTANDARD LVCMOS33 } [get ports {
cf }]; #IO L19P T3 A10 D26 14 Sch=cf
cg }]; #IO L4P T0 D04 14 Sch=cg
DP }]; #IO L19N T3 A21 VREF 15 Sch=dp
set property -dict { PACKAGE PIN J17
                             IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO_L23P_T3_FOE_B_15 Sch=an[0]
set property -dict { PACKAGE PIN J18
                             IOSTANDARD LVCMOS33 } [get ports {
anode]]; #IO L23N T3 FWE B 15 Sch=an[1]
set property -dict { PACKAGE PIN T9
                             IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
set property -dict { PACKAGE PIN J14
                              IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO_L19P_T3_A22_15 Sch=an[3]
set property -dict { PACKAGE PIN P14
                             IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO L8N T1 D12 14 Sch=an[4]
set property -dict { PACKAGE PIN T14
                             IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO L14P T2 SRCC 14 Sch=an[5]
set_property -dict { PACKAGE PIN K2
                              IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO L23P T3 35 Sch=an[6]
set property -dict { PACKAGE PIN U13
                            IOSTANDARD LVCMOS33 } [get ports {
anode}]; #IO L23N T3 A02 D18 14 Sch=an[7]
```

```
##Buttons
CPU RESETN }]; #IO L3P TO DQS AD1P 15 Sch=cpu resetn
#set property -dict { PACKAGE PIN N17
                                IOSTANDARD LVCMOS33 } [get ports {
BTNC }]; #IO L9P T1 DQS 14 Sch=btnc
#set property -dict { PACKAGE PIN M18
                                IOSTANDARD LVCMOS33 } [get ports {
BTNU }]; #IO L4N T0 D05 14 Sch=btnu
#set property -dict { PACKAGE PIN P17
                                IOSTANDARD LVCMOS33 } [get ports {
BTNL }]; #IO L12P T1 MRCC 14 Sch=btnl
#set property -dict { PACKAGE PIN M17
                                IOSTANDARD LVCMOS33 } [get ports {
BTNR }]; #IO L10N T1 D15 14 Sch=btnr
BTND }]; #IO L9N T1 DQS D13 14 Sch=btnd
##Pmod Headers
##Pmod Header JA
JA[1] }]; #IO_L20N_T3_A19_15 Sch=ja[1]
JA[2] }]; #IO L21N T3 DQS A18 15 Sch=ja[2]
#set property -dict { PACKAGE PIN E18
                                IOSTANDARD LVCMOS33 } [get ports {
JA[3] }]; #IO_L21P_T3_DQS_15 Sch=ja[3]
#set property -dict { PACKAGE PIN G17
                                IOSTANDARD LVCMOS33 } [get ports {
JA[4] }]; #IO_L18N_T2_A23_15 Sch=ja[4]
#set property -dict { PACKAGE PIN D17
                                IOSTANDARD LVCMOS33 } [get ports {
JA[7] }]; #IO L16N T2 A27 15 Sch=ja[7]
#set property -dict { PACKAGE PIN E17
                                IOSTANDARD LVCMOS33 } [get ports {
JA[8] }]; #IO L16P_T2_A28_15 Sch=ja[8]
#set property -dict { PACKAGE PIN F18
                                IOSTANDARD LVCMOS33 } [get ports {
JA[9] }]; #IO L22N T3 A16 15 Sch=ja[9]
#set property -dict { PACKAGE PIN G18
                                IOSTANDARD LVCMOS33 } [get ports {
JA[10] }]; #IO L22P T3 A17 15 Sch=ja[10]
```

```
##Pmod Header JB
JB[1] }]; #IO L1P TO ADOP 15 Sch=jb[1]
JB[2] }]; #IO L14N T2 SRCC 15 Sch=jb[2]
JB[3] }]; #IO L13N T2 MRCC 15 Sch=jb[3]
JB[4] }]; #IO_L15P_T2_DQS_15 Sch=jb[4]
JB[7] }]; #IO L11N T1 SRCC 15 Sch=jb[7]
JB[8] }]; #IO L5P TO AD9P 15 Sch=jb[8]
JB[9] }]; #IO 0 15 Sch=jb[9]
JB[10] }]; #IO L13P T2 MRCC 15 Sch=jb[10]
##Pmod Header JC
#set property -dict { PACKAGE PIN K1
                          IOSTANDARD LVCMOS33 } [get ports {
JC[1] }]; #IO_L23N_T3_35 Sch=jc[1]
#set property -dict { PACKAGE PIN F6
                         IOSTANDARD LVCMOS33 } [get ports {
JC[2] }]; #IO L19N T3 VREF 35 Sch=jc[2]
#set property -dict { PACKAGE PIN J2
                          IOSTANDARD LVCMOS33 } [get ports {
JC[3] }]; #IO_L22N_T3_35 Sch=jc[3]
#set property -dict { PACKAGE PIN G6
                          IOSTANDARD LVCMOS33 } [get ports {
JC[4] }]; #IO_L19P_T3_35 Sch=jc[4]
#set property -dict { PACKAGE PIN E7
                          IOSTANDARD LVCMOS33 } [get ports {
JC[7] }]; #IO L6P T0 35 Sch=jc[7]
#set property -dict { PACKAGE PIN J3
                         IOSTANDARD LVCMOS33 } [get ports {
JC[8] }]; #IO L22P T3 35 Sch=jc[8]
#set property -dict { PACKAGE PIN J4
                          IOSTANDARD LVCMOS33 } [get ports {
JC[9] }]; #IO L21P T3 DQS 35 Sch=jc[9]
#set property -dict { PACKAGE PIN E6
                         IOSTANDARD LVCMOS33 } [get ports {
JC[10] }]; #IO L5P TO AD13P 35 Sch=jc[10]
```

```
##Pmod Header JD
#set property -dict { PACKAGE PIN H4
                                  IOSTANDARD LVCMOS33 } [get ports {
JD[1] }]; #IO L21N T3 DQS 35 Sch=jd[1]
#set property -dict { PACKAGE PIN H1
                                 IOSTANDARD LVCMOS33 } [get ports {
JD[2] }]; #IO L17P T2 35 Sch=jd[2]
#set property -dict { PACKAGE PIN G1
                                 IOSTANDARD LVCMOS33 } [get ports {
JD[3] }]; #IO L17N T2 35 Sch=jd[3]
#set property -dict { PACKAGE PIN G3
                                  IOSTANDARD LVCMOS33 } [get ports {
JD[4] }]; #IO L20N T3 35 Sch=jd[4]
#set property -dict { PACKAGE PIN H2
                                  IOSTANDARD LVCMOS33 } [get ports {
JD[7] }]; #IO L15P T2 DQS 35 Sch=jd[7]
JD[8] }]; #IO L20P T3 35 Sch=jd[8]
#set property -dict { PACKAGE PIN G2
                                  IOSTANDARD LVCMOS33 } [get ports {
JD[9] }]; #IO L15N T2 DQS 35 Sch=jd[9]
JD[10] }]; #IO_L13N_T2_MRCC_35 Sch=jd[10]
##Pmod Header JXADC
#set property -dict { PACKAGE PIN A14 IOSTANDARD LVDS
                                                    } [get ports {
XA_N[1] }]; #IO_L9N_T1_DQS_AD3N_15 Sch=xa_n[1]
#set property -dict { PACKAGE PIN A13 IOSTANDARD LVDS
                                                    } [get ports {
XA P[1] }]; #IO L9P T1 DQS AD3P 15 Sch=xa p[1]
#set property -dict { PACKAGE PIN A16
                                  IOSTANDARD LVDS
                                                    } [get ports {
XA N[2] }]; #IO L8N T1 AD10N 15 Sch=xa n[2]
#set property -dict { PACKAGE PIN A15 IOSTANDARD LVDS
                                                    } [get ports {
XA_P[2] }]; #IO_L8P_T1_AD10P_15 Sch=xa_p[2]
} [get ports {
XA N[3] }]; #IO L7N T1 AD2N 15 Sch=xa n[3]
#set property -dict { PACKAGE PIN B16 IOSTANDARD LVDS
                                                    } [get ports {
XA P[3] }]; #IO L7P T1 AD2P 15 Sch=xa p[3]
#set_property -dict { PACKAGE PIN A18
                                  IOSTANDARD LVDS
                                                    } [get ports {
XA N[4] }]; #IO L10N T1 AD11N 15 Sch=xa n[4]
#set property -dict { PACKAGE PIN B18
                                  IOSTANDARD LVDS
                                                    } [get ports {
XA P[4] }]; #IO L10P T1 AD11P 15 Sch=xa p[4]
```


```
##VGA Connector
VGA R[0] }]; #IO L8N T1 AD14N 35 Sch=vga r[0]
#set property -dict { PACKAGE PIN B4
                  IOSTANDARD LVCMOS33 } [get ports {
VGA R[1] }]; #IO L7N T1 AD6N 35 Sch=vga r[1]
VGA R[2] }]; #IO L1N TO AD4N 35 Sch=vga r[2]
VGA R[3] }]; #IO L8P T1 AD14P 35 Sch=vga r[3]
VGA G[0] }]; #IO L1P TO AD4P 35 Sch=vga g[0]
#set property -dict { PACKAGE PIN A5
                  IOSTANDARD LVCMOS33 } [get ports {
VGA G[1] }]; #IO L3N T0 DQS AD5N 35 Sch=vga g[1]
VGA G[2] }]; #IO L2N T0 AD12N 35 Sch=vga g[2]
VGA G[3] }]; #IO L3P T0 DQS AD5P 35 Sch=vga g[3]
VGA B[0] }]; #IO L2P TO AD12P 35 Sch=vga b[0]
VGA_B[1] }]; #IO_L4N_T0_35 Sch=vga_b[1]
VGA B[2] }]; #IO L6N T0 VREF 35 Sch=vga b[2]
VGA_B[3] }]; #IO_L4P_T0_35 Sch=vga_b[3]
VGA HS }]; #IO L4P T0 15 Sch=vga hs
VGA VS }]; #IO L3N TO DQS AD1N 15 Sch=vga vs
##Micro SD Connector
```

```
IOSTANDARD LVCMOS33 } [get ports {
#set property -dict { PACKAGE PIN E2
SD RESET }]; #IO L14P T2 SRCC 35 Sch=sd reset
#set property -dict { PACKAGE PIN A1
                          IOSTANDARD LVCMOS33 } [get ports {
SD CD }]; #IO L9N T1 DQS AD7N 35 Sch=sd cd
#set property -dict { PACKAGE PIN B1
                          IOSTANDARD LVCMOS33 } [get ports {
SD SCK }]; #IO L9P T1 DQS AD7P 35 Sch=sd sck
#set property -dict { PACKAGE PIN C1
                         IOSTANDARD LVCMOS33 } [get ports {
SD CMD }]; #IO L16N T2 35 Sch=sd cmd
#set_property -dict { PACKAGE PIN C2
                         IOSTANDARD LVCMOS33 } [get ports {
SD DAT[0] }]; #IO L16P T2 35 Sch=sd dat[0]
#set property -dict { PACKAGE PIN E1
                         IOSTANDARD LVCMOS33 } [get ports {
SD DAT[1] }]; #IO L18N T2 35 Sch=sd dat[1]
#set property -dict { PACKAGE PIN F1
                          IOSTANDARD LVCMOS33 } [get ports {
SD DAT[2] }]; #IO L18P T2 35 Sch=sd dat[2]
SD DAT[3] }]; #IO L14N T2 SRCC 35 Sch=sd dat[3]
##Accelerometer
ACL MISO }]; #IO L11P T1 SRCC 15 Sch=acl miso
ACL MOSI }]; #IO L5N TO AD9N 15 Sch=acl mosi
ACL_SCLK }]; #IO_L14P_T2_SRCC_15 Sch=acl_sclk
ACL CSN }]; #IO L12P T1 MRCC 15 Sch=acl csn
ACL INT[1] }]; #IO L2P TO AD8P 15 Sch=acl int[1]
ACL_INT[2] }]; #IO_L20P_T3_A20_15 Sch=acl_int[2]
##Temperature Sensor
TMP SCL }]; #IO L1N TO ADON 15 Sch=tmp scl
TMP SDA }]; #IO L12N T1 MRCC 15 Sch=tmp sda
```


```
TMP INT }]; #IO L6N T0 VREF 15 Sch=tmp int
TMP CT }]; #IO L2N TO AD8N 15 Sch=tmp ct
##Omnidirectional Microphone
M CLK }]; #IO 25 35 Sch=m clk
M DATA }]; #IO L24N T3 35 Sch=m data
M LRSEL }]; #IO 0 35 Sch=m lrsel
##PWM Audio Amplifier
AUD PWM }]; #IO L4N TO 15 Sch=aud pwm
AUD SD }]; #IO L6P T0 15 Sch=aud sd
##USB-RS232 Interface
UART TXD IN }]; #IO L7P T1 AD6P 35 Sch=uart txd in
#set property -dict { PACKAGE PIN D4
                  IOSTANDARD LVCMOS33 } [get ports {
UART TXD }]; #IO L11N T1 SRCC 35 Sch=uart rxd out
UART CTS }]; #IO L12N T1 MRCC 35 Sch=uart cts
UART RTS }]; #IO L5N TO AD13N 35 Sch=uart rts
##USB HID (PS/2)
PS2 CLK }]; #IO L13P T2 MRCC 35 Sch=ps2 clk
#set property -dict { PACKAGE PIN B2
                  IOSTANDARD LVCMOS33 } [get ports {
PS2 DATA }]; #IO L10N T1 AD15N 35 Sch=ps2 data
```

```
##SMSC Ethernet PHY
#set property -dict { PACKAGE PIN C9
                                  IOSTANDARD LVCMOS33 } [get ports {
ETH MDC }]; #IO L11P T1 SRCC 16 Sch=eth mdc
#set property -dict { PACKAGE PIN A9
                                   IOSTANDARD LVCMOS33 } [get ports {
ETH MDIO }]; #IO L14N T2 SRCC 16 Sch=eth mdio
#set_property -dict { PACKAGE PIN B3
                                   IOSTANDARD LVCMOS33 } [get ports {
ETH RSTN }]; #IO L10P T1 AD15P 35 Sch=eth rstn
#set property -dict { PACKAGE PIN D9
                                   IOSTANDARD LVCMOS33 } [get ports {
ETH CRSDV }]; #IO L6N T0 VREF 16 Sch=eth crsdv
#set property -dict { PACKAGE PIN C10
                                   IOSTANDARD LVCMOS33 } [get ports {
ETH_RXERR }]; #IO_L13N_T2_MRCC 16 Sch=eth rxerr
                                   IOSTANDARD LVCMOS33 } [get ports {
#set property -dict { PACKAGE PIN C11
ETH RXD[0] }]; #IO L13P T2 MRCC 16 Sch=eth rxd[0]
#set property -dict { PACKAGE PIN D10
                                   IOSTANDARD LVCMOS33 } [get ports {
ETH RXD[1] }]; #IO L19N T3 VREF 16 Sch=eth rxd[1]
#set property -dict { PACKAGE PIN B9
                                   IOSTANDARD LVCMOS33 } [get ports {
ETH TXEN }]; #IO L11N T1 SRCC 16 Sch=eth txen
#set property -dict { PACKAGE PIN A10
                                  IOSTANDARD LVCMOS33 } [get ports {
ETH TXD[0] }]; #IO L14P T2 SRCC 16 Sch=eth txd[0]
#set property -dict { PACKAGE PIN A8
                                   IOSTANDARD LVCMOS33 } [get ports {
ETH TXD[1] }]; #IO L12N T1 MRCC 16 Sch=eth txd[1]
#set property -dict { PACKAGE PIN D5
                                   IOSTANDARD LVCMOS33 } [get ports {
ETH_REFCLK }]; #IO_L11P_T1_SRCC_35 Sch=eth_refclk
#set_property -dict { PACKAGE PIN B8
                                  IOSTANDARD LVCMOS33 } [get ports {
ETH_INTN }]; #IO_L12P T1 MRCC 16 Sch=eth intn
##Ouad SPI Flash
QSPI DQ[0] }]; #IO L1P T0 D00 MOSI 14 Sch=qspi dq[0]
QSPI DQ[1] }]; #IO L1N T0 D01 DIN 14 Sch=qspi dq[1]
#set_property -dict { PACKAGE PIN L14
                                   IOSTANDARD LVCMOS33 } [get ports {
QSPI DQ[2] }]; #IO L2P T0 D02 14 Sch=qspi dq[2]
QSPI DQ[3] }]; #IO L2N T0 D03 14 Sch=qspi dq[3]
```

```
QSPI CSN }]; #IO L6P T0 FCS B 14 Sch=qspi csn
```



- 16 Sambungkan papan dengan laptop dan nyalakan switch power
- 17 sambungkan papan ke vivado



18 Generate Bitstream

- ▼ PROGRAM AND DEBUG
 - **↓** Generate Bitstream
 - ∨ Open Hardware Manager
- 19 Klik Program device
- 20 Aktifkan switch yang terhubung pada constrain dan lihat keluarannya