

## **BAB VI**

### **DESAIN FSM DAN IMPLEMENTASI**

#### **6.1 Tujuan**

1. Praktikan mampu memahami jenis-jenis metodologi desain HDL.
2. Praktikan mampu memahami dan membedakan konsep finite state machine Mealy dan Moore.
3. Praktikan mampu mengimplementasikan desain finite state machine Mealy dan Moore


#### **6.2 Alat dan Bahan**

1. Laptop
2. Papan Nexys A7

#### **6.3 Dasar Teori**

1. Nexys A7

Nexys A7 merupakan platform papan pengembang sirkuit digital yang lengkap dan siap digunakan. Papan ini berbasis pada Artix-7™ Field Programmable Gate Array (FPGA) dari Xilinx®. Nexys A7 dapat menampung desain mulai dari sirkuit kombinasi pengantar hingga hingga prosesor tertanam dengan dukungan FPGA yang berkapasitas tinggi, memori eksternal yang besar, dan koleksi port seperti USB dan Ethernet. Beberapa perangkat bawaan seperti accelerometer, sensor suhu, mikrofon digital MEMs, amplifier speaker dan beberapa perangkat I/O memungkinkan Nexys A7 digunakan untuk berbagai desain tanpa memerlukan komponen lain.



| No  | Komponen                        | No  | Komponen                                |
|-----|---------------------------------|-----|-----------------------------------------|
| 1.  | Power jack                      | 16. | JTAG port for (optional) external cable |
| 2.  | Power switch                    | 17. | RGB LEDs                                |
| 3.  | USB host connector              | 18. | Slide switches (16)                     |
| 4.  | PIC24 programming port          | 19. | LEDs (16)                               |
| 5.  | Ethernet connector              | 20. | Power supply test point(s)              |
| 6.  | FPGA Programming done LED       | 21. | 8 digit 7-seg display                   |
| 7.  | VGA connector                   | 22. | Microphone                              |
| 8.  | Audio connector                 | 23. | External configuration jumper (SD/USB)  |
| 9.  | Programming mode jumper         | 24. | MicroSD card slot                       |
| 10. | Analog signal Pmod port (XDAC)  | 25. | Shared UART/JTAG USB port               |
| 11. | FPGA configuration reset button | 26. | Power select jumper and battery header  |
| 12. | CPU reset button                | 27. | Power-good LED                          |
| 13. | Five pushbuttons                | 28. | Xilinx Artix-7 FPGA                     |
| 14. | Pmod port                       | 29. | DDR2 memory                             |
| 15. | Temperature sensor              |     |                                         |

(sumber : <https://digilent.com/reference/programmable-logic/nexys-a7/reference-manual/>)

## 2. Gaya Pemodelan dan Metodologi Desain HDL


Dalam HDL (terutama VHDL dan verilog) mengenal *modeling styles* atau gaya pemodelan, diantaranya *dataflow*, *behavioral*, dan *structural*. Gaya pemodelan *dataflow* membangun suatu sistem dari bagaimana data mengalir pada sistem. *Dataflow* terdiri dari perintah kode *concurrent signal assignment*. Gaya pemodelan *behavioral* mendeskripsikan

sistem dari perilaku algoritma sistem. Lalu, gaya pemodelan *structural* mendeskripsikan suatu sistem sebagai seperangkat komponen yang saling berhubungan. Arsitektur *structural* terdiri dari pemanggilan dan instansiasi modul-modul atau komponen. Gaya pemodelan *structural* ini dalam dunia pemrograman secara umum juga disebut sebagai Teknik modularitas, yaitu suatu teknik untuk membangun suatu skrip kode dengan memanfaatkan modul-modul yang telah dibuat sebelumnya.


Dalam gaya pemodelan *structural*, terdapat 2 jenis metodologi desain, yaitu *top-down* dan *bottom-up*. Metodologi *top-down* adalah proses perancangan yang dimulai dari modul global (*top*) sampai ke elemen penyusunnya. Pada perancangan secara *top-down*, modul dipecah menjadi sub-modul, lalu sub-modul dipecah dan diimplementasikan menjadi elemen-elemen desain. Metodologi *bottom-up* adalah proses perancangan yang dimulai dari elemen penyusunnya sampai ke modul top. Pada perancangan *bottom-up*, elemen disusun menjadi submodul lalu sub-modul disusun untuk membentuk modul top

### 3. Finite State Machine

Rangkaian sekuensial sinkron adalah rangkaian yang menggunakan sinyal *clock* untuk mengontrol operasi rangkaian. Rangkaian ini direalisasikan menggunakan rangkaian kombinasional dan setidaknya terdapat satu buah flipflop. Rangkaian sekuensial sinkron disebut juga *finite state machine* (FSM) yaitu mesin yang memiliki keadaan (*state*) yang terbatas. Terdapat 2 jenis FSM yaitu Moore dan Mealy.



- a. Model Moore merupakan rangkaian sekuensial yang keluarannya hanya dipengaruhi oleh *state* rangkaian saat ini (*current state*)



- b. Model Mealy merupakan rangkaian sekuensial yang keluarannya dipengaruhi oleh *current state* dan juga masukkan primernya

#### 4. Papan FPGA


FPGA (Field Programmable Gate Arrays) adalah sirkuit terintegrasi yang perangkat kerasnya dapat dikonfigurasi untuk memenuhi kebutuhan spesifik dari pengguna setelah proses manufaktur. Hal ini memungkinkan peningkatan fitur dan perbaikan kerusakan langsung di tempat.

(Sumber:

[https://www.arm.com/glossary/fpga#:~:text=Field%20Programmable%20Gate%20Arrays%20\(FPGAs,requirements%20after%20the%20manufacturing%20process.\)](https://www.arm.com/glossary/fpga#:~:text=Field%20Programmable%20Gate%20Arrays%20(FPGAs,requirements%20after%20the%20manufacturing%20process.))

## 6.4 Kasus

### 6.4.1 Kasus FSM Moore



Terdapat rangkaian sekuensial yang memiliki perilaku seperti didekripsikan pada diagram di atas. Setiap perubahan dalam rangkaian terjadi saat transisi naik (rising edge/positive edge) sinyal clock. Berikut tabel-tabel yang mendeskripsikan diagram FSM di atas.

| State  | Representasi Biner |
|--------|--------------------|
| State0 | 00                 |
| State1 | 01                 |
| State2 | 10                 |
| State3 | 11                 |


| Current State<br>$Q_2Q_1$ | Next State           |     | Output<br>y |
|---------------------------|----------------------|-----|-------------|
|                           | $Q_{2next}Q_{1next}$ |     |             |
|                           | W=0                  | W=1 |             |
| 00                        | 00                   | 01  | 0           |
| 01                        | 10                   | 01  | 0           |
| 10                        | 00                   | 11  | 0           |
| 11                        | 10                   | 01  | 1           |

Sehingga dihasilkan persamaan dan rangkaian seperti di bawah ini


$$Q_{2next} = \overline{w}Q_1 + wQ_2Q_1$$

$$Q_{1next} = w$$

$$y = Q_2Q_1$$



#### 6.4.2 Kasus FSM Mealy



Terdapat rangkaian sekuensial yang memiliki perilaku seperti didekripsikan pada diagram di atas. Setiap perubahan dalam rangkaian terjadi saat transisi naik (rising edge/positive edge) sinyal clock. Berikut tabel-tabel yang mendeskripsikan diagram FSM di atas.

| State  | Representasi Biner |
|--------|--------------------|
| State0 | 00                 |
| State1 | 01                 |
| State2 | 10                 |
| State3 | 11                 |

| Current State<br>$Q_2Q_1$ | Next State           |     | Output y |     |
|---------------------------|----------------------|-----|----------|-----|
|                           | $Q_{2next}Q_{1next}$ |     |          |     |
|                           | W=0                  | W=1 | W=0      | W=1 |
| 00                        | 00                   | 01  | 0        | 0   |
| 01                        | 10                   | 01  | 0        | 0   |
| 10                        | 11                   | 00  | 0        | 0   |


|    |    |    |   |   |
|----|----|----|---|---|
| 11 | 00 | 10 | 0 | 1 |
|----|----|----|---|---|

Sehingga dihasilkan persamaan dan rangkaian seperti di bawah ini

$$Q_{2next} = \overline{w}Q_2Q_1 + Q_2\overline{Q_1}$$

$$Q_{1next} = w\overline{Q_2} + \overline{w}Q_2\overline{Q_1}$$

$$y = wQ_2Q_1$$




## 6.5 Langkah Kerja

### 6.5.1 Percobaan FSM Moore


- 1 Pada halaman awal pilih create project



- 2 Klik next kemudian buat project dengan nama Modul5\_Moore\_KelompokXX



- 3 Klik next hingga pada bagian default part, pilih boards Nexys A7-100T, lanjut klik Next dan klik finish.



- 4 Buatlah design source dengan nama top dan masukkan source code berikut

```
module top(
input  clk,
input  a,
input  b,
input  c,
input  d,
input  reset,
output ca,
```



```

output  cb,
output  cc,
output  cd,
output  ce,
output  cf,
output  cg,
output  anode
);

wire in;


fsm_moore U_FSM (
.clock(clk),
.y(y),
.reset(reset),
.a(a),
.b(b),
.c(c),
.d(d)
);

display U_DISPLAY (
.y(y),
.ca(ca),
.cb(cb),
.cc(cc),
.cd(cd),
.ce(ce),
.cf(cf),
.cg(cg),
.anode(anode)
);

endmodule

```

## 5 Buat file design source dengan nama fsm\_moore



## 6 Masukkan Source code berikut

```
`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 20.05.2023 15:30:43
// Design Name:
// Module Name: fsm_moore
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////

module fsm_moore(
input a,
input b,
input c,
input d,
input clock,
input reset,
output reg y
);

parameter [1:0]
    state0 = 2'b00,
    state1 = 2'b01,
    state2 = 2'b10,
    state3 = 2'b11;
reg [1:0] current_state, next_state;

always @(posedge clock or posedge reset) //current state logic
begin
    if (reset==1)begin
        current_state = state0;
    end else begin
        current_state = next_state;
    end
end

always @(current_state or a or b or c or d) //next state logic
begin
    case (current_state)
    state0: next_state = a? state1 : state0;
    state1: next_state = b? state1 : state2;
    state2: next_state = c? state3 : state0;
    state3: next_state = d? state1 : state2;
    endcase
endcase
```

```

end
always @(current_state) //output logic
begin
    case (current_state)
        state0: y = 0;
        state1: y = 0;
        state2: y = 0;
        state3: y = 1;
    endcase
end
endmodule

```

7 Buatlah file code design dengan nama display dan masukkan source code di bawah


```

module display(
input          y,
output reg anode,
output reg ca=0,
output reg cb=0,
output reg cc=0,
output reg cd=0,
output reg ce=0,
output reg cf=0,
output reg cg=0
);

always @(y) begin
    case(y)//case statement. contacanate all four digits
    0: begin //when the right most digit is on
        anode = 1'b0;
        ca = 0; //on
        cb = 0; //on
        cc = 0; //on
        cd = 0; //on
        ce = 0; //on
        cf = 0; //on
        cg = 1; //off
    end
    1: begin //when the second right most digit is on
        anode = 1'b0;
        ca = 1; //off
        cb = 0; //on
        cc = 0; //on
        cd = 1; //off
        ce = 1; //off
        cf = 1; //off
        cg = 1; //off
    end
    endcase
end
endmodule

```

8 Buatlah constraint dan memasukkan source code di bawah ini



```
## This file is a general .xdc for the Nexys A7
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to
the top level signal names in the project

## Clock signal
set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports {
clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
[get_ports {clk}];
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets a_IBUF];

##Switches

set_property -dict { PACKAGE_PIN J15      IOSTANDARD LVCMOS33 } [get_ports {
reset }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
#set_property -dict { PACKAGE_PIN L16      IOSTANDARD LVCMOS33 } [get_ports {
w[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
#set_property -dict { PACKAGE_PIN M13      IOSTANDARD LVCMOS33 } [get_ports {
w[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
#set_property -dict { PACKAGE_PIN R15      IOSTANDARD LVCMOS33 } [get_ports {
w[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
#set_property -dict { PACKAGE_PIN R17      IOSTANDARD LVCMOS33 } [get_ports {
w }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
#set_property -dict { PACKAGE_PIN T18      IOSTANDARD LVCMOS33 } [get_ports {
w }]; #IO_L7N_T1_D10_14 Sch=sw[5]
```

```

#set_property -dict { PACKAGE_PIN U18      IOSTANDARD LVCMOS33 } [get_ports {
w }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
#set_property -dict { PACKAGE_PIN R13      IOSTANDARD LVCMOS33 } [get_ports {
w }]; #IO_L5N_T0_D07_14 Sch=sw[7]
#set_property -dict { PACKAGE_PIN T8       IOSTANDARD LVCMOS18 } [get_ports {
w }]; #IO_L24N_T3_34 Sch=sw[8]
#set_property -dict { PACKAGE_PIN U8       IOSTANDARD LVCMOS18 } [get_ports {
w }]; #IO_25_34 Sch=sw[9]
#set_property -dict { PACKAGE_PIN R16      IOSTANDARD LVCMOS33 } [get_ports {
SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
#set_property -dict { PACKAGE_PIN T13      IOSTANDARD LVCMOS33 } [get_ports {
SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
set_property -dict { PACKAGE_PIN H6        IOSTANDARD LVCMOS33 } [get_ports {
d }]; #IO_L24P_T3_35 Sch=sw[12]
set_property -dict { PACKAGE_PIN U12      IOSTANDARD LVCMOS33 } [get_ports {
c }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
set_property -dict { PACKAGE_PIN U11      IOSTANDARD LVCMOS33 } [get_ports {
b}]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
set_property -dict { PACKAGE_PIN V10      IOSTANDARD LVCMOS33 } [get_ports {
a }]; #IO_L21P_T3_DQS_14 Sch=sw[15]

```

## LEDs

```

#set_property -dict { PACKAGE_PIN K15      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L24P_T3_RS1_15 Sch=led[1]
#set_property -dict { PACKAGE_PIN J13      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L17N_T2_A25_15 Sch=led[2]
#set_property -dict { PACKAGE_PIN R18      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L7P_T1_D09_14 Sch=led[4]
#set_property -dict { PACKAGE_PIN V17      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
#set_property -dict { PACKAGE_PIN U17      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
#set_property -dict { PACKAGE_PIN U16      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
#set_property -dict { PACKAGE_PIN V16      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
#set_property -dict { PACKAGE_PIN T15      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L14N_T2_SRCC_14 Sch=led[9]

```

```

#set_property -dict { PACKAGE_PIN U14      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
#set_property -dict { PACKAGE_PIN T16      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
#set_property -dict { PACKAGE_PIN V15      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L16P_T2_CSI_B_14 Sch=led[12]
#set_property -dict { PACKAGE_PIN V14      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]
#set_property -dict { PACKAGE_PIN V12      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
#set_property -dict { PACKAGE_PIN V11      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]

#set_property -dict { PACKAGE_PIN R12      IOSTANDARD LVCMOS33 } [get_ports {
LED16_B }]; #IO_L5P_T0_D06_14 Sch=led16_b
#set_property -dict { PACKAGE_PIN M16      IOSTANDARD LVCMOS33 } [get_ports {
LED16_G }]; #IO_L10P_T1_D14_14 Sch=led16_g
#set_property -dict { PACKAGE_PIN N15      IOSTANDARD LVCMOS33 } [get_ports {
LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
#set_property -dict { PACKAGE_PIN G14      IOSTANDARD LVCMOS33 } [get_ports {
LED17_B }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
#set_property -dict { PACKAGE_PIN R11      IOSTANDARD LVCMOS33 } [get_ports {
LED17_G }]; #IO_0_14 Sch=led17_g
#set_property -dict { PACKAGE_PIN N16      IOSTANDARD LVCMOS33 } [get_ports {
LED17_R }]; #IO_L11N_T1_SRCC_14 Sch=led17_r

##7 segment display

set_property -dict { PACKAGE_PIN T10      IOSTANDARD LVCMOS33 } [get_ports {
ca }]; #IO_L24N_T3_A00_D16_14 Sch=ca
set_property -dict { PACKAGE_PIN R10      IOSTANDARD LVCMOS33 } [get_ports {
cb }]; #IO_25_14 Sch=cb
set_property -dict { PACKAGE_PIN K16      IOSTANDARD LVCMOS33 } [get_ports {
cc }]; #IO_25_15 Sch=cc
set_property -dict { PACKAGE_PIN K13      IOSTANDARD LVCMOS33 } [get_ports {
cd }]; #IO_L17P_T2_A26_15 Sch=cd
set_property -dict { PACKAGE_PIN P15      IOSTANDARD LVCMOS33 } [get_ports {
ce }]; #IO_L13P_T2_MRCC_14 Sch=ce

```

```

set_property -dict { PACKAGE_PIN T11      IOSTANDARD LVCMOS33 } [get_ports {
cf }]; #IO_L19P_T3_A10_D26_14 Sch=cf
set_property -dict { PACKAGE_PIN L18      IOSTANDARD LVCMOS33 } [get_ports {
cg }]; #IO_L4P_T0_D04_14 Sch=cg

#set_property -dict { PACKAGE_PIN H15      IOSTANDARD LVCMOS33 } [get_ports {
DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp

set_property -dict { PACKAGE_PIN J17      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L23P_T3_FOE_B_15 Sch=an[0]
set_property -dict { PACKAGE_PIN J18      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
set_property -dict { PACKAGE_PIN T9       IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
set_property -dict { PACKAGE_PIN J14      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L19P_T3_A22_15 Sch=an[3]
set_property -dict { PACKAGE_PIN P14      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L8N_T1_D12_14 Sch=an[4]
set_property -dict { PACKAGE_PIN T14      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L14P_T2_SRCC_14 Sch=an[5]
set_property -dict { PACKAGE_PIN K2       IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L23P_T3_35 Sch=an[6]
set_property -dict { PACKAGE_PIN U13      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L23N_T3_A02_D18_14 Sch=an[7]

##Buttons

#set_property -dict { PACKAGE_PIN C12      IOSTANDARD LVCMOS33 } [get_ports {
CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_resetn

#set_property -dict { PACKAGE_PIN N17      IOSTANDARD LVCMOS33 } [get_ports {
BTNC }]; #IO_L9P_T1_DQS_14 Sch=btnc
#set_property -dict { PACKAGE_PIN M18      IOSTANDARD LVCMOS33 } [get_ports {
BTNU }]; #IO_L4N_T0_D05_14 Sch=btnu
#set_property -dict { PACKAGE_PIN P17      IOSTANDARD LVCMOS33 } [get_ports {
BTNL }]; #IO_L12P_T1_MRCC_14 Sch=btnl
#set_property -dict { PACKAGE_PIN M17      IOSTANDARD LVCMOS33 } [get_ports {
BTNR }]; #IO_L10N_T1_D15_14 Sch=btnr

```

```
#set_property -dict { PACKAGE_PIN F18      IOSTANDARD LVCMOS33 } [get_ports {  
BTND }]; #IO_L9N_T1_DQS_D13_14 Sch=btnd
```

```
##Pmod Headers
```

```
##Pmod Header JA
```

```
#set_property -dict { PACKAGE_PIN C17      IOSTANDARD LVCMOS33 } [get_ports {  
JA[1] }]; #IO_L20N_T3_A19_15 Sch=ja[1]  
#set_property -dict { PACKAGE_PIN D18      IOSTANDARD LVCMOS33 } [get_ports {  
JA[2] }]; #IO_L21N_T3_DQS_A18_15 Sch=ja[2]  
#set_property -dict { PACKAGE_PIN E18      IOSTANDARD LVCMOS33 } [get_ports {  
JA[3] }]; #IO_L21P_T3_DQS_15 Sch=ja[3]  
#set_property -dict { PACKAGE_PIN G17      IOSTANDARD LVCMOS33 } [get_ports {  
JA[4] }]; #IO_L18N_T2_A23_15 Sch=ja[4]  
#set_property -dict { PACKAGE_PIN D17      IOSTANDARD LVCMOS33 } [get_ports {  
JA[7] }]; #IO_L16N_T2_A27_15 Sch=ja[7]  
#set_property -dict { PACKAGE_PIN E17      IOSTANDARD LVCMOS33 } [get_ports {  
JA[8] }]; #IO_L16P_T2_A28_15 Sch=ja[8]  
#set_property -dict { PACKAGE_PIN F18      IOSTANDARD LVCMOS33 } [get_ports {  
JA[9] }]; #IO_L22N_T3_A16_15 Sch=ja[9]  
#set_property -dict { PACKAGE_PIN G18      IOSTANDARD LVCMOS33 } [get_ports {  
JA[10] }]; #IO_L22P_T3_A17_15 Sch=ja[10]
```

```
##Pmod Header JB
```

```
#set_property -dict { PACKAGE_PIN D14      IOSTANDARD LVCMOS33 } [get_ports {  
JB[1] }]; #IO_L1P_T0_AD0P_15 Sch=jb[1]  
#set_property -dict { PACKAGE_PIN F16      IOSTANDARD LVCMOS33 } [get_ports {  
JB[2] }]; #IO_L14N_T2_SRCC_15 Sch=jb[2]  
#set_property -dict { PACKAGE_PIN G16      IOSTANDARD LVCMOS33 } [get_ports {  
JB[3] }]; #IO_L13N_T2_MRCC_15 Sch=jb[3]  
#set_property -dict { PACKAGE_PIN H14      IOSTANDARD LVCMOS33 } [get_ports {  
JB[4] }]; #IO_L15P_T2_DQS_15 Sch=jb[4]  
#set_property -dict { PACKAGE_PIN E16      IOSTANDARD LVCMOS33 } [get_ports {  
JB[7] }]; #IO_L11N_T1_SRCC_15 Sch=jb[7]
```



```
#set_property -dict { PACKAGE_PIN F13      IOSTANDARD LVCMOS33 } [get_ports {  
JB[8] }]; #IO_L5P_T0_AD9P_15 Sch=jb[8]  
#set_property -dict { PACKAGE_PIN G13      IOSTANDARD LVCMOS33 } [get_ports {  
JB[9] }]; #IO_0_15 Sch=jb[9]  
#set_property -dict { PACKAGE_PIN H16      IOSTANDARD LVCMOS33 } [get_ports {  
JB[10] }]; #IO_L13P_T2_MRCC_15 Sch=jb[10]
```

##Pmod Header JC

```
#set_property -dict { PACKAGE_PIN K1       IOSTANDARD LVCMOS33 } [get_ports {  
JC[1] }]; #IO_L23N_T3_35 Sch=jc[1]  
#set_property -dict { PACKAGE_PIN F6       IOSTANDARD LVCMOS33 } [get_ports {  
JC[2] }]; #IO_L19N_T3_VREF_35 Sch=jc[2]  
#set_property -dict { PACKAGE_PIN J2       IOSTANDARD LVCMOS33 } [get_ports {  
JC[3] }]; #IO_L22N_T3_35 Sch=jc[3]  
#set_property -dict { PACKAGE_PIN G6       IOSTANDARD LVCMOS33 } [get_ports {  
JC[4] }]; #IO_L19P_T3_35 Sch=jc[4]  
#set_property -dict { PACKAGE_PIN E7       IOSTANDARD LVCMOS33 } [get_ports {  
JC[7] }]; #IO_L6P_T0_35 Sch=jc[7]  
#set_property -dict { PACKAGE_PIN J3       IOSTANDARD LVCMOS33 } [get_ports {  
JC[8] }]; #IO_L22P_T3_35 Sch=jc[8]  
#set_property -dict { PACKAGE_PIN J4       IOSTANDARD LVCMOS33 } [get_ports {  
JC[9] }]; #IO_L21P_T3_DQS_35 Sch=jc[9]  
#set_property -dict { PACKAGE_PIN E6       IOSTANDARD LVCMOS33 } [get_ports {  
JC[10] }]; #IO_L5P_T0_AD13P_35 Sch=jc[10]
```

##Pmod Header JD

```
#set_property -dict { PACKAGE_PIN H4       IOSTANDARD LVCMOS33 } [get_ports {  
JD[1] }]; #IO_L21N_T3_DQS_35 Sch=jd[1]  
#set_property -dict { PACKAGE_PIN H1       IOSTANDARD LVCMOS33 } [get_ports {  
JD[2] }]; #IO_L17P_T2_35 Sch=jd[2]  
#set_property -dict { PACKAGE_PIN G1       IOSTANDARD LVCMOS33 } [get_ports {  
JD[3] }]; #IO_L17N_T2_35 Sch=jd[3]  
#set_property -dict { PACKAGE_PIN G3       IOSTANDARD LVCMOS33 } [get_ports {  
JD[4] }]; #IO_L20N_T3_35 Sch=jd[4]  
#set_property -dict { PACKAGE_PIN H2       IOSTANDARD LVCMOS33 } [get_ports {  
JD[7] }]; #IO_L15P_T2_DQS_35 Sch=jd[7]
```

```

#set_property -dict { PACKAGE_PIN G4      IOSTANDARD LVCMOS33 } [get_ports {
JD[8] }]; #IO_L20P_T3_35 Sch=jd[8]
#set_property -dict { PACKAGE_PIN G2      IOSTANDARD LVCMOS33 } [get_ports {
JD[9] }]; #IO_L15N_T2_DQS_35 Sch=jd[9]
#set_property -dict { PACKAGE_PIN F3      IOSTANDARD LVCMOS33 } [get_ports {
JD[10] }]; #IO_L13N_T2_MRCC_35 Sch=jd[10]

##Pmod Header JXADC

#set_property -dict { PACKAGE_PIN A14     IOSTANDARD LVDS      } [get_ports {
XA_N[1] }]; #IO_L9N_T1_DQS_AD3N_15 Sch=xa_n[1]
#set_property -dict { PACKAGE_PIN A13     IOSTANDARD LVDS      } [get_ports {
XA_P[1] }]; #IO_L9P_T1_DQS_AD3P_15 Sch=xa_p[1]
#set_property -dict { PACKAGE_PIN A16     IOSTANDARD LVDS      } [get_ports {
XA_N[2] }]; #IO_L8N_T1_AD10N_15 Sch=xa_n[2]
#set_property -dict { PACKAGE_PIN A15     IOSTANDARD LVDS      } [get_ports {
XA_P[2] }]; #IO_L8P_T1_AD10P_15 Sch=xa_p[2]
#set_property -dict { PACKAGE_PIN B17     IOSTANDARD LVDS      } [get_ports {
XA_N[3] }]; #IO_L7N_T1_AD2N_15 Sch=xa_n[3]
#set_property -dict { PACKAGE_PIN B16     IOSTANDARD LVDS      } [get_ports {
XA_P[3] }]; #IO_L7P_T1_AD2P_15 Sch=xa_p[3]
#set_property -dict { PACKAGE_PIN A18     IOSTANDARD LVDS      } [get_ports {
XA_N[4] }]; #IO_L10N_T1_AD11N_15 Sch=xa_n[4]
#set_property -dict { PACKAGE_PIN B18     IOSTANDARD LVDS      } [get_ports {
XA_P[4] }]; #IO_L10P_T1_AD11P_15 Sch=xa_p[4]

##VGA Connector

#set_property -dict { PACKAGE_PIN A3      IOSTANDARD LVCMOS33 } [get_ports {
VGA_R[0] }]; #IO_L8N_T1_AD14N_35 Sch=vga_r[0]
#set_property -dict { PACKAGE_PIN B4      IOSTANDARD LVCMOS33 } [get_ports {
VGA_R[1] }]; #IO_L7N_T1_AD6N_35 Sch=vga_r[1]
#set_property -dict { PACKAGE_PIN C5      IOSTANDARD LVCMOS33 } [get_ports {
VGA_R[2] }]; #IO_L1N_T0_AD4N_35 Sch=vga_r[2]
#set_property -dict { PACKAGE_PIN A4      IOSTANDARD LVCMOS33 } [get_ports {
VGA_R[3] }]; #IO_L8P_T1_AD14P_35 Sch=vga_r[3]

```

```

#set_property -dict { PACKAGE_PIN C6      IOSTANDARD LVCMOS33 } [get_ports {
VGA_G[0] }]; #IO_L1P_T0_AD4P_35 Sch=vga_g[0]
#set_property -dict { PACKAGE_PIN A5      IOSTANDARD LVCMOS33 } [get_ports {
VGA_G[1] }]; #IO_L3N_T0_DQS_AD5N_35 Sch=vga_g[1]
#set_property -dict { PACKAGE_PIN B6      IOSTANDARD LVCMOS33 } [get_ports {
VGA_G[2] }]; #IO_L2N_T0_AD12N_35 Sch=vga_g[2]
#set_property -dict { PACKAGE_PIN A6      IOSTANDARD LVCMOS33 } [get_ports {
VGA_G[3] }]; #IO_L3P_T0_DQS_AD5P_35 Sch=vga_g[3]

#set_property -dict { PACKAGE_PIN B7      IOSTANDARD LVCMOS33 } [get_ports {
VGA_B[0] }]; #IO_L2P_T0_AD12P_35 Sch=vga_b[0]
#set_property -dict { PACKAGE_PIN C7      IOSTANDARD LVCMOS33 } [get_ports {
VGA_B[1] }]; #IO_L4N_T0_35 Sch=vga_b[1]
#set_property -dict { PACKAGE_PIN D7      IOSTANDARD LVCMOS33 } [get_ports {
VGA_B[2] }]; #IO_L6N_T0_VREF_35 Sch=vga_b[2]
#set_property -dict { PACKAGE_PIN D8      IOSTANDARD LVCMOS33 } [get_ports {
VGA_B[3] }]; #IO_L4P_T0_35 Sch=vga_b[3]

#set_property -dict { PACKAGE_PIN B11     IOSTANDARD LVCMOS33 } [get_ports {
VGA_HS }]; #IO_L4P_T0_15 Sch=vga_hs
#set_property -dict { PACKAGE_PIN B12     IOSTANDARD LVCMOS33 } [get_ports {
VGA_VS }]; #IO_L3N_T0_DQS_AD1N_15 Sch=vga_vs

##Micro SD Connector

#set_property -dict { PACKAGE_PIN E2      IOSTANDARD LVCMOS33 } [get_ports {
SD_RESET }]; #IO_L14P_T2_SRCC_35 Sch=sd_reset
#set_property -dict { PACKAGE_PIN A1      IOSTANDARD LVCMOS33 } [get_ports {
SD_CD }]; #IO_L9N_T1_DQS_AD7N_35 Sch=sd_cd
#set_property -dict { PACKAGE_PIN B1      IOSTANDARD LVCMOS33 } [get_ports {
SD_SCK }]; #IO_L9P_T1_DQS_AD7P_35 Sch=sd_sck
#set_property -dict { PACKAGE_PIN C1      IOSTANDARD LVCMOS33 } [get_ports {
SD_CMD }]; #IO_L16N_T2_35 Sch=sd_cmd
#set_property -dict { PACKAGE_PIN C2      IOSTANDARD LVCMOS33 } [get_ports {
SD_DAT[0] }]; #IO_L16P_T2_35 Sch=sd_dat[0]
#set_property -dict { PACKAGE_PIN E1      IOSTANDARD LVCMOS33 } [get_ports {
SD_DAT[1] }]; #IO_L18N_T2_35 Sch=sd_dat[1]
#set_property -dict { PACKAGE_PIN F1      IOSTANDARD LVCMOS33 } [get_ports {
SD_DAT[2] }]; #IO_L18P_T2_35 Sch=sd_dat[2]

```

```
#set_property -dict { PACKAGE_PIN D2      IOSTANDARD LVCMOS33 } [get_ports {  
SD_DAT[3] }]; #IO_L14N_T2_SRCC_35 Sch=sd_dat[3]
```

##Accelerometer

```
#set_property -dict { PACKAGE_PIN E15      IOSTANDARD LVCMOS33 } [get_ports {  
ACL_MISO }]; #IO_L11P_T1_SRCC_15 Sch=acl_miso
```

```
#set_property -dict { PACKAGE_PIN F14      IOSTANDARD LVCMOS33 } [get_ports {  
ACL_MOSI }]; #IO_L5N_T0_AD9N_15 Sch=acl_mosi
```

```
#set_property -dict { PACKAGE_PIN F15      IOSTANDARD LVCMOS33 } [get_ports {  
ACL_SCLK }]; #IO_L14P_T2_SRCC_15 Sch=acl_sclk
```

```
#set_property -dict { PACKAGE_PIN D15      IOSTANDARD LVCMOS33 } [get_ports {  
ACL_CSN }]; #IO_L12P_T1_MRCC_15 Sch=acl_csn
```

```
#set_property -dict { PACKAGE_PIN B13      IOSTANDARD LVCMOS33 } [get_ports {  
ACL_INT[1] }]; #IO_L2P_T0_AD8P_15 Sch=acl_int[1]
```

```
#set_property -dict { PACKAGE_PIN C16      IOSTANDARD LVCMOS33 } [get_ports {  
ACL_INT[2] }]; #IO_L20P_T3_A20_15 Sch=acl_int[2]
```

##Temperature Sensor

```
#set_property -dict { PACKAGE_PIN C14      IOSTANDARD LVCMOS33 } [get_ports {  
TMP_SCL }]; #IO_L1N_T0_AD0N_15 Sch=tmp_scl
```

```
#set_property -dict { PACKAGE_PIN C15      IOSTANDARD LVCMOS33 } [get_ports {  
TMP_SDA }]; #IO_L12N_T1_MRCC_15 Sch=tmp_sda
```

```
#set_property -dict { PACKAGE_PIN D13      IOSTANDARD LVCMOS33 } [get_ports {  
TMP_INT }]; #IO_L6N_T0_VREF_15 Sch=tmp_int
```

```
#set_property -dict { PACKAGE_PIN B14      IOSTANDARD LVCMOS33 } [get_ports {  
TMP_CT }]; #IO_L2N_T0_AD8N_15 Sch=tmp_ct
```

##Omnidirectional Microphone

```
#set_property -dict { PACKAGE_PIN J5       IOSTANDARD LVCMOS33 } [get_ports {  
M_CLK }]; #IO_25_35 Sch=m_clk
```

```
#set_property -dict { PACKAGE_PIN H5       IOSTANDARD LVCMOS33 } [get_ports {  
M_DATA }]; #IO_L24N_T3_35 Sch=m_data
```

```
#set_property -dict { PACKAGE_PIN F5       IOSTANDARD LVCMOS33 } [get_ports {  
M_LRSEL }]; #IO_0_35 Sch=m_lrsl
```

##PWM Audio Amplifier

```
#set_property -dict { PACKAGE_PIN A11    IOSTANDARD LVCMOS33 } [get_ports {  
AUD_PWM }]; #IO_L4N_T0_15 Sch=aud_pwm  
#set_property -dict { PACKAGE_PIN D12    IOSTANDARD LVCMOS33 } [get_ports {  
AUD_SD }]; #IO_L6P_T0_15 Sch=aud_sd
```

##USB-RS232 Interface

```
#set_property -dict { PACKAGE_PIN C4      IOSTANDARD LVCMOS33 } [get_ports {  
UART_TXD_IN }]; #IO_L7P_T1_AD6P_35 Sch=uart_txd_in  
#set_property -dict { PACKAGE_PIN D4      IOSTANDARD LVCMOS33 } [get_ports {  
UART_TXD }]; #IO_L11N_T1_SRCC_35 Sch=uart_rxd_out  
#set_property -dict { PACKAGE_PIN D3      IOSTANDARD LVCMOS33 } [get_ports {  
UART_CTS }]; #IO_L12N_T1_MRCC_35 Sch=uart_cts  
#set_property -dict { PACKAGE_PIN E5      IOSTANDARD LVCMOS33 } [get_ports {  
UART_RTS }]; #IO_L5N_T0_AD13N_35 Sch=uart_rts
```

##USB HID (PS/2)

```
#set_property -dict { PACKAGE_PIN F4      IOSTANDARD LVCMOS33 } [get_ports {  
PS2_CLK }]; #IO_L13P_T2_MRCC_35 Sch=ps2_clk  
#set_property -dict { PACKAGE_PIN B2      IOSTANDARD LVCMOS33 } [get_ports {  
PS2_DATA }]; #IO_L10N_T1_AD15N_35 Sch=ps2_data
```

##SMSC Ethernet PHY

```
#set_property -dict { PACKAGE_PIN C9      IOSTANDARD LVCMOS33 } [get_ports {  
ETH_MDC }]; #IO_L11P_T1_SRCC_16 Sch=eth_mdc  
#set_property -dict { PACKAGE_PIN A9      IOSTANDARD LVCMOS33 } [get_ports {  
ETH_MDIO }]; #IO_L14N_T2_SRCC_16 Sch=eth_mdio  
#set_property -dict { PACKAGE_PIN B3      IOSTANDARD LVCMOS33 } [get_ports {  
ETH_RSTN }]; #IO_L10P_T1_AD15P_35 Sch=eth_rstn  
#set_property -dict { PACKAGE_PIN D9      IOSTANDARD LVCMOS33 } [get_ports {  
ETH_CRSDV }]; #IO_L6N_T0_VREF_16 Sch=eth_crsvd  
#set_property -dict { PACKAGE_PIN C10     IOSTANDARD LVCMOS33 } [get_ports {  
ETH_RXERR }]; #IO_L13N_T2_MRCC_16 Sch=eth_rxerr
```

```

#set_property -dict { PACKAGE_PIN C11    IOSTANDARD LVCMOS33 } [get_ports {
ETH_RXD[0] }]; #IO_L13P_T2_MRCC_16 Sch=eth_rxd[0]
#set_property -dict { PACKAGE_PIN D10    IOSTANDARD LVCMOS33 } [get_ports {
ETH_RXD[1] }]; #IO_L19N_T3_VREF_16 Sch=eth_rxd[1]
#set_property -dict { PACKAGE_PIN B9     IOSTANDARD LVCMOS33 } [get_ports {
ETH_TXEN }]; #IO_L11N_T1_SRCC_16 Sch=eth_txen
#set_property -dict { PACKAGE_PIN A10    IOSTANDARD LVCMOS33 } [get_ports {
ETH_TXD[0] }]; #IO_L14P_T2_SRCC_16 Sch=eth_txd[0]
#set_property -dict { PACKAGE_PIN A8     IOSTANDARD LVCMOS33 } [get_ports {
ETH_TXD[1] }]; #IO_L12N_T1_MRCC_16 Sch=eth_txd[1]
#set_property -dict { PACKAGE_PIN D5     IOSTANDARD LVCMOS33 } [get_ports {
ETH_REFCLK }]; #IO_L11P_T1_SRCC_35 Sch=eth_refclk
#set_property -dict { PACKAGE_PIN B8     IOSTANDARD LVCMOS33 } [get_ports {
ETH_INTN }]; #IO_L12P_T1_MRCC_16 Sch=eth_intn

##Quad SPI Flash

#set_property -dict { PACKAGE_PIN K17    IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[0] }]; #IO_L1P_T0_D00_MOSI_14 Sch=qspi_dq[0]
#set_property -dict { PACKAGE_PIN K18    IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[1] }]; #IO_L1N_T0_D01_DIN_14 Sch=qspi_dq[1]
#set_property -dict { PACKAGE_PIN L14    IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[2] }]; #IO_L2P_T0_D02_14 Sch=qspi_dq[2]
#set_property -dict { PACKAGE_PIN M14    IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[3] }]; #IO_L2N_T0_D03_14 Sch=qspi_dq[3]
#set_property -dict { PACKAGE_PIN L13    IOSTANDARD LVCMOS33 } [get_ports {
QSPI_CSN }]; #IO_L6P_T0_FCS_B_14 Sch=qspi_csn

```

9 Untuk melihat rangkaian, klik open elaborated design kemudian pilih schematic


## RTL ANALYSIS

### Open Elaborated Design


☒ Report Methodology

Report DRC

Report Noise

 Schematic


Open Dataflow Design



10 Sambungkan papan dengan laptop dan nyalakan switch power

11 sambungkan papan ke vivado

## PROGRAM AND DEBUG

 Generate Bitstream

Open Hardware Manager

[Open Target](#)

Program Device

Add Configuration Memory Device

12 Generate Bitstream

## PROGRAM AND DEBUG

 [Generate Bitstream](#)

Open Hardware Manager

13 Klik Program device


14 Aktifkan switch yang terhubung pada constrain dan lihat keluarannya

## 6.5.2 Percobaan FSM Mealy

7 Pada halaman awal pilih create project




8 Klik next kemudian buat project dengan nama Modul5\_Moore\_KelompokXX




9 Klik next hingga pada bagian default part, pilih boards Nexys A7-100T, lanjut klik Next dan klik finish.





10 Buat file design source dengan nama fsm\_mealy



11 Masukkan Source code berikut

```
module fsm_mealy(
input a,
input b,
input c,
input d,
input clock,
input reset,
output reg y
);
parameter [1:0] state0 = 2'b00, state1 = 2'b01, state2 =
2'b10, state3 = 2'b11;
reg [1:0] current_state, next_state;
always @(posedge clock or posedge reset) //current state logic
begin
```

```

if (reset) begin
current_state = state0;
end else begin
current_state = next_state;
end
end
always @(current_state or a or b or c or d) //next state logic
begin
case (current_state)
state0: next_state = a? state1 : state0;
state1: next_state = b? state1 : state2;
state2: next_state = c? state0 : state3;
state3: next_state = d? state2 : state0;
endcase
end
always @(current_state or a or b or c or d) //output logic
begin
case (current_state)
state0: y = 0;
state1: y = 0;
state2: y = 0;
state3: y = d? 1 : 0;
endcase
end
endmodule

```

12 masukkan source code display dari percobaan 1

13 buat code design top dengan source code berikut

```

module top(
input  clk,
input  a,
input  b,
input  c,
input  d,
input  reset,
output ca,
output cb,
output cc,
output cd,
output ce,
output cf,
output cg,
output anode
);

fsm_mealy U_FSM (
.clock(clk),
.y(y),
.reset(reset),
.a(a),
.b(b),
.c(c),
.d(d)

```


```
);

display U_DISPLAY (
.y(y),
.ca(ca),
.cb(cb),
.cc(cc),
.cd(cd),
.ce(ce),
.cf(cf),
.cg(cg),
.anode(anode)

);

endmodule
```

14 Buatlah constraint dan memasukkan source code di bawah ini



```
## This file is a general .xdc for the Nexys A7
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to
the top level signal names in the project

## Clock signal
set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports {
clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
[get_ports {clk}];
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets a_IBUF];
```

##Switches

```
set_property -dict { PACKAGE_PIN J15      IOSTANDARD LVCMOS33 } [get_ports {
reset }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
#set_property -dict { PACKAGE_PIN L16      IOSTANDARD LVCMOS33 } [get_ports {
w[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
#set_property -dict { PACKAGE_PIN M13      IOSTANDARD LVCMOS33 } [get_ports {
w[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
#set_property -dict { PACKAGE_PIN R15      IOSTANDARD LVCMOS33 } [get_ports {
w[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
#set_property -dict { PACKAGE_PIN R17      IOSTANDARD LVCMOS33 } [get_ports {
w }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
#set_property -dict { PACKAGE_PIN T18      IOSTANDARD LVCMOS33 } [get_ports {
w }]; #IO_L7N_T1_D10_14 Sch=sw[5]
#set_property -dict { PACKAGE_PIN U18      IOSTANDARD LVCMOS33 } [get_ports {
w }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
#set_property -dict { PACKAGE_PIN R13      IOSTANDARD LVCMOS33 } [get_ports {
w }]; #IO_L5N_T0_D07_14 Sch=sw[7]
#set_property -dict { PACKAGE_PIN T8       IOSTANDARD LVCMOS18 } [get_ports {
w }]; #IO_L24N_T3_34 Sch=sw[8]
#set_property -dict { PACKAGE_PIN U8       IOSTANDARD LVCMOS18 } [get_ports {
w }]; #IO_25_34 Sch=sw[9]
#set_property -dict { PACKAGE_PIN R16      IOSTANDARD LVCMOS33 } [get_ports {
SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
#set_property -dict { PACKAGE_PIN T13      IOSTANDARD LVCMOS33 } [get_ports {
SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
set_property -dict { PACKAGE_PIN H6       IOSTANDARD LVCMOS33 } [get_ports {
d }]; #IO_L24P_T3_35 Sch=sw[12]
set_property -dict { PACKAGE_PIN U12      IOSTANDARD LVCMOS33 } [get_ports {
c }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
set_property -dict { PACKAGE_PIN U11      IOSTANDARD LVCMOS33 } [get_ports {
b}]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
set_property -dict { PACKAGE_PIN V10      IOSTANDARD LVCMOS33 } [get_ports {
a }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
```

## LEDs

```

#set_property -dict { PACKAGE_PIN K15      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L24P_T3_RS1_15 Sch=led[1]
#set_property -dict { PACKAGE_PIN J13      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L17N_T2_A25_15 Sch=led[2]
#set_property -dict { PACKAGE_PIN R18      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L7P_T1_D09_14 Sch=led[4]
#set_property -dict { PACKAGE_PIN V17      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
#set_property -dict { PACKAGE_PIN U17      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
#set_property -dict { PACKAGE_PIN U16      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
#set_property -dict { PACKAGE_PIN V16      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
#set_property -dict { PACKAGE_PIN T15      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
#set_property -dict { PACKAGE_PIN U14      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
#set_property -dict { PACKAGE_PIN T16      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
#set_property -dict { PACKAGE_PIN V15      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L16P_T2_CSI_B_14 Sch=led[12]
#set_property -dict { PACKAGE_PIN V14      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]
#set_property -dict { PACKAGE_PIN V12      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
#set_property -dict { PACKAGE_PIN V11      IOSTANDARD LVCMOS33 } [get_ports {
y }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]

#set_property -dict { PACKAGE_PIN R12      IOSTANDARD LVCMOS33 } [get_ports {
LED16_B }]; #IO_L5P_T0_D06_14 Sch=led16_b
#set_property -dict { PACKAGE_PIN M16      IOSTANDARD LVCMOS33 } [get_ports {
LED16_G }]; #IO_L10P_T1_D14_14 Sch=led16_g
#set_property -dict { PACKAGE_PIN N15      IOSTANDARD LVCMOS33 } [get_ports {
LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
#set_property -dict { PACKAGE_PIN G14      IOSTANDARD LVCMOS33 } [get_ports {
LED17_B }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
#set_property -dict { PACKAGE_PIN R11      IOSTANDARD LVCMOS33 } [get_ports {
LED17_G }]; #IO_0_14 Sch=led17_g

```

```

#set_property -dict { PACKAGE_PIN N16      IOSTANDARD LVCMOS33 } [get_ports {
LED17_R }]; #IO_L11N_T1_SRCC_14 Sch=led17_r

##7 segment display

set_property -dict { PACKAGE_PIN T10      IOSTANDARD LVCMOS33 } [get_ports {
ca }]; #IO_L24N_T3_A00_D16_14 Sch=ca
set_property -dict { PACKAGE_PIN R10      IOSTANDARD LVCMOS33 } [get_ports {
cb }]; #IO_25_14 Sch=cb
set_property -dict { PACKAGE_PIN K16      IOSTANDARD LVCMOS33 } [get_ports {
cc }]; #IO_25_15 Sch=cc
set_property -dict { PACKAGE_PIN K13      IOSTANDARD LVCMOS33 } [get_ports {
cd }]; #IO_L17P_T2_A26_15 Sch=cd
set_property -dict { PACKAGE_PIN P15      IOSTANDARD LVCMOS33 } [get_ports {
ce }]; #IO_L13P_T2_MRCC_14 Sch=ce
set_property -dict { PACKAGE_PIN T11      IOSTANDARD LVCMOS33 } [get_ports {
cf }]; #IO_L19P_T3_A10_D26_14 Sch=cf
set_property -dict { PACKAGE_PIN L18      IOSTANDARD LVCMOS33 } [get_ports {
cg }]; #IO_L4P_T0_D04_14 Sch=cg

#set_property -dict { PACKAGE_PIN H15      IOSTANDARD LVCMOS33 } [get_ports {
DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp

set_property -dict { PACKAGE_PIN J17      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L23P_T3_FOE_B_15 Sch=an[0]
set_property -dict { PACKAGE_PIN J18      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
set_property -dict { PACKAGE_PIN T9       IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
set_property -dict { PACKAGE_PIN J14      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L19P_T3_A22_15 Sch=an[3]
set_property -dict { PACKAGE_PIN P14      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L8N_T1_D12_14 Sch=an[4]
set_property -dict { PACKAGE_PIN T14      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L14P_T2_SRCC_14 Sch=an[5]
set_property -dict { PACKAGE_PIN K2       IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L23P_T3_35 Sch=an[6]
set_property -dict { PACKAGE_PIN U13      IOSTANDARD LVCMOS33 } [get_ports {
anode}]; #IO_L23N_T3_A02_D18_14 Sch=an[7]

```

##Buttons

```
#set_property -dict { PACKAGE_PIN C12      IOSTANDARD LVCMOS33 } [get_ports {  
CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_resetrn
```

```
#set_property -dict { PACKAGE_PIN N17      IOSTANDARD LVCMOS33 } [get_ports {  
BTNC }]; #IO_L9P_T1_DQS_14 Sch=btnc
```

```
#set_property -dict { PACKAGE_PIN M18      IOSTANDARD LVCMOS33 } [get_ports {  
BTNU }]; #IO_L4N_T0_D05_14 Sch=btnu
```

```
#set_property -dict { PACKAGE_PIN P17      IOSTANDARD LVCMOS33 } [get_ports {  
BTNL }]; #IO_L12P_T1_MRCC_14 Sch=btnl
```

```
#set_property -dict { PACKAGE_PIN M17      IOSTANDARD LVCMOS33 } [get_ports {  
BTNR }]; #IO_L10N_T1_D15_14 Sch=btnr
```

```
#set_property -dict { PACKAGE_PIN P18      IOSTANDARD LVCMOS33 } [get_ports {  
BTND }]; #IO_L9N_T1_DQS_D13_14 Sch=btnd
```

##Pmod Headers

##Pmod Header JA

```
#set_property -dict { PACKAGE_PIN C17      IOSTANDARD LVCMOS33 } [get_ports {  
JA[1] }]; #IO_L20N_T3_A19_15 Sch=ja[1]
```

```
#set_property -dict { PACKAGE_PIN D18      IOSTANDARD LVCMOS33 } [get_ports {  
JA[2] }]; #IO_L21N_T3_DQS_A18_15 Sch=ja[2]
```

```
#set_property -dict { PACKAGE_PIN E18      IOSTANDARD LVCMOS33 } [get_ports {  
JA[3] }]; #IO_L21P_T3_DQS_15 Sch=ja[3]
```

```
#set_property -dict { PACKAGE_PIN G17      IOSTANDARD LVCMOS33 } [get_ports {  
JA[4] }]; #IO_L18N_T2_A23_15 Sch=ja[4]
```

```
#set_property -dict { PACKAGE_PIN D17      IOSTANDARD LVCMOS33 } [get_ports {  
JA[7] }]; #IO_L16N_T2_A27_15 Sch=ja[7]
```

```
#set_property -dict { PACKAGE_PIN E17      IOSTANDARD LVCMOS33 } [get_ports {  
JA[8] }]; #IO_L16P_T2_A28_15 Sch=ja[8]
```

```
#set_property -dict { PACKAGE_PIN F18      IOSTANDARD LVCMOS33 } [get_ports {  
JA[9] }]; #IO_L22N_T3_A16_15 Sch=ja[9]
```

```
#set_property -dict { PACKAGE_PIN G18      IOSTANDARD LVCMOS33 } [get_ports {  
JA[10] }]; #IO_L22P_T3_A17_15 Sch=ja[10]
```

##Pmod Header JB

```
#set_property -dict { PACKAGE_PIN D14      IOSTANDARD LVCMOS33 } [get_ports {
JB[1] }]; #IO_L1P_T0_AD0P_15 Sch=jb[1]
#set_property -dict { PACKAGE_PIN F16      IOSTANDARD LVCMOS33 } [get_ports {
JB[2] }]; #IO_L14N_T2_SRCC_15 Sch=jb[2]
#set_property -dict { PACKAGE_PIN G16      IOSTANDARD LVCMOS33 } [get_ports {
JB[3] }]; #IO_L13N_T2_MRCC_15 Sch=jb[3]
#set_property -dict { PACKAGE_PIN H14      IOSTANDARD LVCMOS33 } [get_ports {
JB[4] }]; #IO_L15P_T2_DQS_15 Sch=jb[4]
#set_property -dict { PACKAGE_PIN E16      IOSTANDARD LVCMOS33 } [get_ports {
JB[7] }]; #IO_L11N_T1_SRCC_15 Sch=jb[7]
#set_property -dict { PACKAGE_PIN F13      IOSTANDARD LVCMOS33 } [get_ports {
JB[8] }]; #IO_L5P_T0_AD9P_15 Sch=jb[8]
#set_property -dict { PACKAGE_PIN G13      IOSTANDARD LVCMOS33 } [get_ports {
JB[9] }]; #IO_0_15 Sch=jb[9]
#set_property -dict { PACKAGE_PIN H16      IOSTANDARD LVCMOS33 } [get_ports {
JB[10] }]; #IO_L13P_T2_MRCC_15 Sch=jb[10]
```

##Pmod Header JC

```
#set_property -dict { PACKAGE_PIN K1      IOSTANDARD LVCMOS33 } [get_ports {
JC[1] }]; #IO_L23N_T3_35 Sch=jc[1]
#set_property -dict { PACKAGE_PIN F6      IOSTANDARD LVCMOS33 } [get_ports {
JC[2] }]; #IO_L19N_T3_VREF_35 Sch=jc[2]
#set_property -dict { PACKAGE_PIN J2      IOSTANDARD LVCMOS33 } [get_ports {
JC[3] }]; #IO_L22N_T3_35 Sch=jc[3]
#set_property -dict { PACKAGE_PIN G6      IOSTANDARD LVCMOS33 } [get_ports {
JC[4] }]; #IO_L19P_T3_35 Sch=jc[4]
#set_property -dict { PACKAGE_PIN E7      IOSTANDARD LVCMOS33 } [get_ports {
JC[7] }]; #IO_L6P_T0_35 Sch=jc[7]
#set_property -dict { PACKAGE_PIN J3      IOSTANDARD LVCMOS33 } [get_ports {
JC[8] }]; #IO_L22P_T3_35 Sch=jc[8]
#set_property -dict { PACKAGE_PIN J4      IOSTANDARD LVCMOS33 } [get_ports {
JC[9] }]; #IO_L21P_T3_DQS_35 Sch=jc[9]
#set_property -dict { PACKAGE_PIN E6      IOSTANDARD LVCMOS33 } [get_ports {
JC[10] }]; #IO_L5P_T0_AD13P_35 Sch=jc[10]
```



```
##Pmod Header JD
```

```
#set_property -dict { PACKAGE_PIN H4      IOSTANDARD LVCMOS33 } [get_ports {  
JD[1] }]; #IO_L21N_T3_DQS_35 Sch=jd[1]  
#set_property -dict { PACKAGE_PIN H1      IOSTANDARD LVCMOS33 } [get_ports {  
JD[2] }]; #IO_L17P_T2_35 Sch=jd[2]  
#set_property -dict { PACKAGE_PIN G1      IOSTANDARD LVCMOS33 } [get_ports {  
JD[3] }]; #IO_L17N_T2_35 Sch=jd[3]  
#set_property -dict { PACKAGE_PIN G3      IOSTANDARD LVCMOS33 } [get_ports {  
JD[4] }]; #IO_L20N_T3_35 Sch=jd[4]  
#set_property -dict { PACKAGE_PIN H2      IOSTANDARD LVCMOS33 } [get_ports {  
JD[7] }]; #IO_L15P_T2_DQS_35 Sch=jd[7]  
#set_property -dict { PACKAGE_PIN G4      IOSTANDARD LVCMOS33 } [get_ports {  
JD[8] }]; #IO_L20P_T3_35 Sch=jd[8]  
#set_property -dict { PACKAGE_PIN G2      IOSTANDARD LVCMOS33 } [get_ports {  
JD[9] }]; #IO_L15N_T2_DQS_35 Sch=jd[9]  
#set_property -dict { PACKAGE_PIN F3      IOSTANDARD LVCMOS33 } [get_ports {  
JD[10] }]; #IO_L13N_T2_MRCC_35 Sch=jd[10]
```

```
##Pmod Header JXADC
```

```
#set_property -dict { PACKAGE_PIN A14     IOSTANDARD LVDS      } [get_ports {  
XA_N[1] }]; #IO_L9N_T1_DQS_AD3N_15 Sch=xa_n[1]  
#set_property -dict { PACKAGE_PIN A13     IOSTANDARD LVDS      } [get_ports {  
XA_P[1] }]; #IO_L9P_T1_DQS_AD3P_15 Sch=xa_p[1]  
#set_property -dict { PACKAGE_PIN A16     IOSTANDARD LVDS      } [get_ports {  
XA_N[2] }]; #IO_L8N_T1_AD10N_15 Sch=xa_n[2]  
#set_property -dict { PACKAGE_PIN A15     IOSTANDARD LVDS      } [get_ports {  
XA_P[2] }]; #IO_L8P_T1_AD10P_15 Sch=xa_p[2]  
#set_property -dict { PACKAGE_PIN B17     IOSTANDARD LVDS      } [get_ports {  
XA_N[3] }]; #IO_L7N_T1_AD2N_15 Sch=xa_n[3]  
#set_property -dict { PACKAGE_PIN B16     IOSTANDARD LVDS      } [get_ports {  
XA_P[3] }]; #IO_L7P_T1_AD2P_15 Sch=xa_p[3]  
#set_property -dict { PACKAGE_PIN A18     IOSTANDARD LVDS      } [get_ports {  
XA_N[4] }]; #IO_L10N_T1_AD11N_15 Sch=xa_n[4]  
#set_property -dict { PACKAGE_PIN B18     IOSTANDARD LVDS      } [get_ports {  
XA_P[4] }]; #IO_L10P_T1_AD11P_15 Sch=xa_p[4]
```

##VGA Connector

```
#set_property -dict { PACKAGE_PIN A3      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_R[0] }]; #IO_L8N_T1_AD14N_35 Sch=vga_r[0]  
#set_property -dict { PACKAGE_PIN B4      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_R[1] }]; #IO_L7N_T1_AD6N_35 Sch=vga_r[1]  
#set_property -dict { PACKAGE_PIN C5      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_R[2] }]; #IO_L1N_T0_AD4N_35 Sch=vga_r[2]  
#set_property -dict { PACKAGE_PIN A4      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_R[3] }]; #IO_L8P_T1_AD14P_35 Sch=vga_r[3]
```

```
#set_property -dict { PACKAGE_PIN C6      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_G[0] }]; #IO_L1P_T0_AD4P_35 Sch=vga_g[0]  
#set_property -dict { PACKAGE_PIN A5      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_G[1] }]; #IO_L3N_T0_DQS_AD5N_35 Sch=vga_g[1]  
#set_property -dict { PACKAGE_PIN B6      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_G[2] }]; #IO_L2N_T0_AD12N_35 Sch=vga_g[2]  
#set_property -dict { PACKAGE_PIN A6      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_G[3] }]; #IO_L3P_T0_DQS_AD5P_35 Sch=vga_g[3]
```

```
#set_property -dict { PACKAGE_PIN B7      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_B[0] }]; #IO_L2P_T0_AD12P_35 Sch=vga_b[0]  
#set_property -dict { PACKAGE_PIN C7      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_B[1] }]; #IO_L4N_T0_35 Sch=vga_b[1]  
#set_property -dict { PACKAGE_PIN D7      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_B[2] }]; #IO_L6N_T0_VREF_35 Sch=vga_b[2]  
#set_property -dict { PACKAGE_PIN D8      IOSTANDARD LVCMOS33 } [get_ports {  
VGA_B[3] }]; #IO_L4P_T0_35 Sch=vga_b[3]
```

```
#set_property -dict { PACKAGE_PIN B11     IOSTANDARD LVCMOS33 } [get_ports {  
VGA_HS }]; #IO_L4P_T0_15 Sch=vga_hs  
#set_property -dict { PACKAGE_PIN B12     IOSTANDARD LVCMOS33 } [get_ports {  
VGA_VS }]; #IO_L3N_T0_DQS_AD1N_15 Sch=vga_vs
```

##Micro SD Connector

```
#set_property -dict { PACKAGE_PIN E2      IOSTANDARD LVCMOS33 } [get_ports {
SD_RESET }]; #IO_L14P_T2_SRCC_35 Sch=sd_reset
#set_property -dict { PACKAGE_PIN A1      IOSTANDARD LVCMOS33 } [get_ports {
SD_CD }]; #IO_L9N_T1_DQS_AD7N_35 Sch=sd_cd
#set_property -dict { PACKAGE_PIN B1      IOSTANDARD LVCMOS33 } [get_ports {
SD_SCK }]; #IO_L9P_T1_DQS_AD7P_35 Sch=sd_sck
#set_property -dict { PACKAGE_PIN C1      IOSTANDARD LVCMOS33 } [get_ports {
SD_CMD }]; #IO_L16N_T2_35 Sch=sd_cmd
#set_property -dict { PACKAGE_PIN C2      IOSTANDARD LVCMOS33 } [get_ports {
SD_DAT[0] }]; #IO_L16P_T2_35 Sch=sd_dat[0]
#set_property -dict { PACKAGE_PIN E1      IOSTANDARD LVCMOS33 } [get_ports {
SD_DAT[1] }]; #IO_L18N_T2_35 Sch=sd_dat[1]
#set_property -dict { PACKAGE_PIN F1      IOSTANDARD LVCMOS33 } [get_ports {
SD_DAT[2] }]; #IO_L18P_T2_35 Sch=sd_dat[2]
#set_property -dict { PACKAGE_PIN D2      IOSTANDARD LVCMOS33 } [get_ports {
SD_DAT[3] }]; #IO_L14N_T2_SRCC_35 Sch=sd_dat[3]
```

#### ##Accelerometer

```
#set_property -dict { PACKAGE_PIN E15     IOSTANDARD LVCMOS33 } [get_ports {
ACL_MISO }]; #IO_L11P_T1_SRCC_15 Sch=acl_miso
#set_property -dict { PACKAGE_PIN F14     IOSTANDARD LVCMOS33 } [get_ports {
ACL_MOSI }]; #IO_L5N_T0_AD9N_15 Sch=acl_mosi
#set_property -dict { PACKAGE_PIN F15     IOSTANDARD LVCMOS33 } [get_ports {
ACL_SCLK }]; #IO_L14P_T2_SRCC_15 Sch=acl_sclk
#set_property -dict { PACKAGE_PIN D15     IOSTANDARD LVCMOS33 } [get_ports {
ACL_CSN }]; #IO_L12P_T1_MRCC_15 Sch=acl_csn
#set_property -dict { PACKAGE_PIN B13     IOSTANDARD LVCMOS33 } [get_ports {
ACL_INT[1] }]; #IO_L2P_T0_AD8P_15 Sch=acl_int[1]
#set_property -dict { PACKAGE_PIN C16     IOSTANDARD LVCMOS33 } [get_ports {
ACL_INT[2] }]; #IO_L20P_T3_A20_15 Sch=acl_int[2]
```

#### ##Temperature Sensor

```
#set_property -dict { PACKAGE_PIN C14     IOSTANDARD LVCMOS33 } [get_ports {
TMP_SCL }]; #IO_L1N_T0_AD0N_15 Sch=tmp_scl
#set_property -dict { PACKAGE_PIN C15     IOSTANDARD LVCMOS33 } [get_ports {
TMP_SDA }]; #IO_L12N_T1_MRCC_15 Sch=tmp_sda
```

```

#set_property -dict { PACKAGE_PIN D13      IOSTANDARD LVCMOS33 } [get_ports {
TMP_INT }]; #IO_L6N_T0_VREF_15 Sch=tmp_int
#set_property -dict { PACKAGE_PIN B14      IOSTANDARD LVCMOS33 } [get_ports {
TMP_CT }]; #IO_L2N_T0_AD8N_15 Sch=tmp_ct

##Omnidirectional Microphone

#set_property -dict { PACKAGE_PIN J5       IOSTANDARD LVCMOS33 } [get_ports {
M_CLK }]; #IO_25_35 Sch=m_clk
#set_property -dict { PACKAGE_PIN H5       IOSTANDARD LVCMOS33 } [get_ports {
M_DATA }]; #IO_L24N_T3_35 Sch=m_data
#set_property -dict { PACKAGE_PIN F5       IOSTANDARD LVCMOS33 } [get_ports {
M_LRSEL }]; #IO_0_35 Sch=m_lrsl

##PWM Audio Amplifier

#set_property -dict { PACKAGE_PIN A11      IOSTANDARD LVCMOS33 } [get_ports {
AUD_PWM }]; #IO_L4N_T0_15 Sch=aud_pwm
#set_property -dict { PACKAGE_PIN D12      IOSTANDARD LVCMOS33 } [get_ports {
AUD_SD }]; #IO_L6P_T0_15 Sch=aud_sd

##USB-RS232 Interface

#set_property -dict { PACKAGE_PIN C4       IOSTANDARD LVCMOS33 } [get_ports {
UART_TXD_IN }]; #IO_L7P_T1_AD6P_35 Sch=uart_txd_in
#set_property -dict { PACKAGE_PIN D4       IOSTANDARD LVCMOS33 } [get_ports {
UART_TXD }]; #IO_L11N_T1_SRCC_35 Sch=uart_rxd_out
#set_property -dict { PACKAGE_PIN D3       IOSTANDARD LVCMOS33 } [get_ports {
UART_CTS }]; #IO_L12N_T1_MRCC_35 Sch=uart_cts
#set_property -dict { PACKAGE_PIN E5       IOSTANDARD LVCMOS33 } [get_ports {
UART_RTS }]; #IO_L5N_T0_AD13N_35 Sch=uart_rts

##USB HID (PS/2)

#set_property -dict { PACKAGE_PIN F4       IOSTANDARD LVCMOS33 } [get_ports {
PS2_CLK }]; #IO_L13P_T2_MRCC_35 Sch=ps2_clk
#set_property -dict { PACKAGE_PIN B2       IOSTANDARD LVCMOS33 } [get_ports {
PS2_DATA }]; #IO_L10N_T1_AD15N_35 Sch=ps2_data

```

##SMSC Ethernet PHY


```
#set_property -dict { PACKAGE_PIN C9      IOSTANDARD LVCMOS33 } [get_ports {
ETH_MDC }]; #IO_L11P_T1_SRCC_16 Sch=eth_mdc
#set_property -dict { PACKAGE_PIN A9      IOSTANDARD LVCMOS33 } [get_ports {
ETH_MDIO }]; #IO_L14N_T2_SRCC_16 Sch=eth_mdio
#set_property -dict { PACKAGE_PIN B3      IOSTANDARD LVCMOS33 } [get_ports {
ETH_RSTN }]; #IO_L10P_T1_AD15P_35 Sch=eth_rstn
#set_property -dict { PACKAGE_PIN D9      IOSTANDARD LVCMOS33 } [get_ports {
ETH_CRSDV }]; #IO_L6N_T0_VREF_16 Sch=eth_crsv
#set_property -dict { PACKAGE_PIN C10     IOSTANDARD LVCMOS33 } [get_ports {
ETH_RXERR }]; #IO_L13N_T2_MRCC_16 Sch=eth_rxerr
#set_property -dict { PACKAGE_PIN C11     IOSTANDARD LVCMOS33 } [get_ports {
ETH_RXD[0] }]; #IO_L13P_T2_MRCC_16 Sch=eth_rxd[0]
#set_property -dict { PACKAGE_PIN D10     IOSTANDARD LVCMOS33 } [get_ports {
ETH_RXD[1] }]; #IO_L19N_T3_VREF_16 Sch=eth_rxd[1]
#set_property -dict { PACKAGE_PIN B9      IOSTANDARD LVCMOS33 } [get_ports {
ETH_TXEN }]; #IO_L11N_T1_SRCC_16 Sch=eth_txen
#set_property -dict { PACKAGE_PIN A10     IOSTANDARD LVCMOS33 } [get_ports {
ETH_TXD[0] }]; #IO_L14P_T2_SRCC_16 Sch=eth_txd[0]
#set_property -dict { PACKAGE_PIN A8      IOSTANDARD LVCMOS33 } [get_ports {
ETH_TXD[1] }]; #IO_L12N_T1_MRCC_16 Sch=eth_txd[1]
#set_property -dict { PACKAGE_PIN D5      IOSTANDARD LVCMOS33 } [get_ports {
ETH_REFCLK }]; #IO_L11P_T1_SRCC_35 Sch=eth_refclk
#set_property -dict { PACKAGE_PIN B8      IOSTANDARD LVCMOS33 } [get_ports {
ETH_INTN }]; #IO_L12P_T1_MRCC_16 Sch=eth_intn
```

##Quad SPI Flash

```
#set_property -dict { PACKAGE_PIN K17     IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[0] }]; #IO_L1P_T0_D00_MOSI_14 Sch=qspi_dq[0]
#set_property -dict { PACKAGE_PIN K18     IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[1] }]; #IO_L1N_T0_D01_DIN_14 Sch=qspi_dq[1]
#set_property -dict { PACKAGE_PIN L14     IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[2] }]; #IO_L2P_T0_D02_14 Sch=qspi_dq[2]
#set_property -dict { PACKAGE_PIN M14     IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[3] }]; #IO_L2N_T0_D03_14 Sch=qspi_dq[3]
```


```
#set_property -dict { PACKAGE_PIN L13 IOSTANDARD LVCMOS33 } [get_ports {
QSPI_CSN }]; #IO_L6P_T0_FCS_B_14 Sch=qspi_csn
```

15 Untuk melihat rangkaian, klik open elaborated design kemudian pilih schematic




16 Sambungkan papan dengan laptop dan nyalakan switch power

17 sambungkan papan ke vivado



18 Generate Bitstream

- ▼ PROGRAM AND DEBUG
  -  [Generate Bitstream](#)
  - ▼ Open Hardware Manager

19 Klik Program device

20 Aktifkan switch yang terhubung pada constrain dan lihat keluarannya