BAB IV

CODING WITH CLOCKING-FUNCTION

3.1 Tujuan

- 1. Praktikan memahami konsep Clocking function.
- 2. Praktikan dapat mengimplementasikan clocking function pada papan FPGA Nexys A7.


3.2 Alat dan Bahan

- 1. Laptop
- 2. Papan Nexys A7
- 3. Seven Segment
- 4. Switch

3.1 Dasar Teori

1. Nesxys A7

Nexys A7 merupakan platform papan pengembang sirkuit digital yang lengkap dan siap digunakan. Papan ini berbasis pada Artix-7™ Field Programmable Fate Array (FPGA) dari Xilinx®. Nexys A7 dapat menampung desain mulai dari sirkuit kombinasi pengantar hingga hingga prosesor tertanam dengan dukungan FPGA yang berkapasitas tinggi, memori eksternal yang besar, dan koleksi port seperti USB dan Ehternet. Beberapa perangkat bawaan seperti accelerometer, sensor suhu, mikrofon digital MEMs, amplifier speaker dan beberapa perangkat I/O memungkinkan Nexys A7 digunakan untuk berbagai desain tanpa memerlukan komponen lain.



No	Komponen	No	Komponen				
1.	Power jack	16.	JTAG port for (optional) external cable				
2.	Power switch	17.	RGB LEDs				
3.	USB host connector	18.	Slide switches (16)				
4.	PIC24 programming port	19.	LEDs (16)				
5.	Ethernet connector	20.	Power supply test point(s)				
6.	FPGA Programming done	21.	8 digit 7-seg display				
	LED						
7.	VGA connector	22.	Microphone				
8.	Audio connector	23.	External configuration jumper				
			(SD/USB)				
9.	Programming mode jumper	24.	MicroSD card slot				
10.	Analog signal Pmod port	25.	Shared UART/JTAG USB port				
	(XDAC)						
11.	FPGA configuration reset	26.	Power select jumper and battery header				
	button						
12.	CPU reset button	27.	Power-good LED				
13.	Five pushbuttons	28.	Xilinx Artix-7 FPGA				
14.	Pmod port	29.	DDR2 memory				
15.	Temperature sensor						

(sumber: https://digilent.com/reference/programmable-logic/nexys-a7/reference-manual/)

2. Clocking (detak)

Clocking merupakan sinyal dalam sirkuit digital yang menentukan seberapa cepat flip flop berjalan. Sinyal clock terhubung ke semua flipflop dan blok RAM untuk mengaktifkannya sesuai frekuensi clock yang diatur. Semakin cepat clock, semakin cepat juga desain program berjalan. Oleh karena itu, FPGA dengan kecepatan clock yang tinggi akan melakukan fungsi yang diinginkan lebih cepat. FPGA biasanya terdiri dari bebrapa sinyal clock untuk memungkinkan area berbeda dalam FPGA beroperasi dalam kecepatan yang berbeda.

(sumber: https://hardwarebee.com/ultimate-guide-fpga-clock/)

3. Counter

Counter (pencacah) adalah rangkaian logika sekuensial yang digunakan untuk menghitung jumlah pulsa yang diberikan pada bagian masukan. *Counter* digunakan untuk berbagai operasi aritmatika, pembagi frekuensi, penghitung jarak (*odometer*), penghitung kecepatan (*speedometer*), yang pengembangannya digunakan luas dalam aplikasi perhitungan pada instrument ilmiah, kontrol industry, komputer, perlengkapan komunikasi, dan sebagainya.

Counter tersusun atas sederetan flip-flop yang dimanipulasi sedemikian rupa dengan menggunakan peta Karnaught sehingga pulsa yang masuk dapat dihitung sesuai rancangan.

Dalam perancangannya counter dapat tersusun atas semua jenis flip-flop, tergantung karakteristik masing-masing flip-flop.

Dilihat dari arah cacahan, rangkaian counter dibedakan menjadi pencacah naik (Up Counter) dan pencacah turun (Down Counter). Pencacah naik melakukan cacahan dari kecil ke besar, kemudian kembali ke cacahan awal secara otomatis. Pada pencacah menurun, pencacahan dari besar kea rah kecil hingga cacahan terakhir kemudian kembali ke cacahan awal.

(sumber: https://perpustakaan.poltektegal.ac.id/index.php?p=fstream-pdf&fid=5898&bid=4676/)

4. Papan FPGA

FPGA (Field Programmable Gate Arrays) adalah sirkuit terintegrasi yang perangkat kerasnya dapat dikonfigurasi untuk memenuhi kebutuhan spesifik dari pengguna setelah proses manufaktur. Hal ini membolehkan peningkatan fitur dan perbaikan kerusakan langsung di tempat.

(Sumber:

https://www.arm.com/glossary/fpga#:~:text=Field%20Programmable%20Gate%20Arrays%20(FPGAs,requirem ents%20after%20the%20manufacturing%20process.)

3.2 Langkah Kerja


3.4.1 Percobaan COUNTER UP

1. Pada halaman awal pilih create project







2. Klik next kemudian buat project dengan nama Modul3_KelompokXX



3. Klik next hingga pada bagian default part, pilih boards Nexys A7-100T, lanjut klik Next dan klik finish.



4. Buat file design source dengan nama counter



5. Definisikan input dan output pada module dengan source code berikut

```
module counter(
  input clock_100Mhz,
  input reset,
  output reg [3:0] Anode_Activate,
  output reg [6:0] LED_out
  );
```

6. Buat kode Verilog untuk memulai dan me-refresh sinyal clocking, mengaktifkan counter aktivasi LED serta aktivasi Seven segmen output sebagai berikut.

```
reg [26:0] one_second_counter;
wire one_second_enable;
reg [15:0] displayed number;
reg [3:0] LED_BCD;
reg [19:0] refresh_counter;
wire [1:0] LED activating counter;
always @(posedge clock 100Mhz or posedge reset)
  begin
       if(reset==1)
         one_second_counter <= 0;</pre>
       else begin
          if(one_second_counter>=99999999)
                 one second counter <= 0;
            else
                one second counter <= one second counter + 1;
        end
    end
    assign one second enable = (one second counter==99999999)?1:0;
```

7. Buat fungsi refresh counter untuk pencacahan dan seven segmen sebagai berikut

```
always @(posedge clock_100Mhz or posedge reset)
   begin
   if(reset==1)
        displayed_number <= 0;
   else if(one_second_enable==1)
        displayed_number <= displayed_number + 1;</pre>
```

```
end
  always @(posedge clock_100Mhz or posedge reset)
begin
    if(reset==1)
        refresh_counter <= 0;
    else
        refresh_counter <= refresh_counter + 1;
end
  assign LED_activating_counter = refresh_counter[19:18];</pre>
```

8. Berdasarkan counter aktivasi LED, buat sinyal anoda untuk 4 digit seven segmen sebagai berikut

```
always @(*)
begin
    case(LED activating counter)
    2'b00: begin
         Anode Activate = 4'b0111;
         LED \overline{BCD} = \text{displayed number}/1000;
           end
    2'b01: begin
         Anode Activate = 4'b1011;
         LED \overline{BCD} = (displayed number % 1000)/100;
           end
    2'b10: begin
         Anode Activate = 4'b1101;
         LED BCD = ((displayed number % 1000) % 100) / 10;
             end
    2'b11: begin
         Anode Activate = 4'b1110;
         LED \overline{BCD} = ((displayed number % 1000) % 100) % 10;
            end
    endcase
end
```

9. Selanjutnya, buat fungsi decoder BCD to 7-segment commond anode berdasarkan tabel berikut


Angka	CA	CB	CC	CD	CE	CF	CG	Chatode [6:0]
0	low	low	low	low	low	low	high	7'b0000001
1	high	low	low	high	high	high	high	7'b1001111
2	low	low	high	low	low	high	low	7'b0010010
3	low	low	low	low	high	high	low	7'b0000110
4	high	low	low	high	high	low	low	7'b1001100
5	low	high	low	low	high	low	low	7'b0100100
6	low	high	low	low	low	low	low	7'b0100000
7	low	low	low	high	high	high	high	7'b0001111
8	low	7'b0000000						
9	low	low	low	low	high	low	low	7'b0000100

Sehingga diperoleh kode decoder berikut:

```
always @(*)
begin
```

```
case(LED_BCD)
4'b0000: LED_out = 7'b0000001; // "0"
4'b0001: LED_out = 7'b1001111; // "1"
4'b0010: LED_out = 7'b0010010; // "2"
4'b0011: LED_out = 7'b0000110; // "3"
4'b0100: LED_out = 7'b1001100; // "4"
4'b0101: LED_out = 7'b0100100; // "5"
4'b0110: LED_out = 7'b0100000; // "6"
4'b0111: LED_out = 7'b0000111; // "7"
4'b1000: LED_out = 7'b0000000; // "8"
4'b1001: LED_out = 7'b0000100; // "9"
default: LED_out = 7'b0000001; // "0"
endcase
end
```

- 10. Akhiri module program dengan kode endmodule di akhir program
- 11. Buatlah constraint dan memasukkan source code di bawah ini



```
## This file is a general .xdc for the Nexys A7-100T
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get ports) according to
the top level signal names in the project
## Clock signal
set_property -dict { PACKAGE_PIN E3
                            IOSTANDARD LVCMOS33 } [get ports {
clock_100Mhz }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
#create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports {CLK100MHZ}];
##Switches
reset }]; #IO L24N T3 RS0 15 Sch=sw[0]
#set_property -dict { PACKAGE PIN L16
                               IOSTANDARD LVCMOS33 } [get ports
{ SW[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
#set_property -dict { PACKAGE_PIN M13
                               IOSTANDARD LVCMOS33 } [get ports
{ SW[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
{ SW[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
{ SW[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
```

```
#set property -dict { PACKAGE PIN T18
                                       IOSTANDARD LVCMOS33 } [get ports
{ SW[5] }]; #IO L7N T1 D10 14 Sch=sw[5]
#set property -dict { PACKAGE PIN U18
                                       IOSTANDARD LVCMOS33 } [get ports
{ SW[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
#set property -dict { PACKAGE PIN R13
                                       IOSTANDARD LVCMOS33 } [get ports
{ SW[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
#set_property -dict { PACKAGE_PIN T8
                                       IOSTANDARD LVCMOS18 } [get ports
{ SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
#set_property -dict { PACKAGE_PIN U8
                                       IOSTANDARD LVCMOS18 } [get ports
{ SW[9] }]; #IO 25 34 Sch=sw[9]
#set property -dict { PACKAGE PIN R16
                                       IOSTANDARD LVCMOS33 } [get ports
{ SW[10] }]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10]
#set property -dict { PACKAGE PIN T13
                                       IOSTANDARD LVCMOS33 } [get ports
{ SW[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11]
#set_property -dict { PACKAGE_PIN H6
                                       IOSTANDARD LVCMOS33 } [get_ports
{ SW[12] }]; #IO L24P T3 35 Sch=sw[12]
#set_property -dict { PACKAGE_PIN U12
                                       IOSTANDARD LVCMOS33 } [get ports
{ SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
#set_property -dict { PACKAGE_PIN U11
                                      IOSTANDARD LVCMOS33 } [get ports
{ SW[14] }]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
{ SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
## LEDs
#set property -dict { PACKAGE PIN H17
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[0] }]; #IO L18P T2 A24 15 Sch=led[0]
#set property -dict { PACKAGE PIN K15
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[1] }]; #IO L24P T3 RS1 15 Sch=led[1]
#set property -dict { PACKAGE PIN J13
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[2] }]; #IO L17N T2 A25 15 Sch=led[2]
#set property -dict { PACKAGE PIN N14
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[3] }]; #IO L8P T1 D11 14 Sch=led[3]
#set property -dict { PACKAGE PIN R18
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[4] }]; #IO L7P T1 D09 14 Sch=led[4]
#set_property -dict { PACKAGE PIN V17
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5]
#set property -dict { PACKAGE PIN U17
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[6] }]; #IO L17P T2 A14 \overline{D}30 14 Sch=led[6]
#set property -dict { PACKAGE PIN U16
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[7] }]; #IO L18P T2 A12 D28 14 Sch=led[7]
#set_property -dict { PACKAGE PIN V16
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
#set property -dict { PACKAGE PIN T15
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[9] }]; #IO_L14N_T2_SRCC 14 Sch=led[9]
#set_property -dict { PACKAGE PIN U14
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[10] }]; #IO L22P T3 A05 D21 14 Sch=led[10]
#set property -dict { PACKAGE PIN T16
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[11] }]; #IO L15N T2 DQS DOUT CSO B 14 Sch=led[11]
#set property -dict { PACKAGE PIN V15
                                       IOSTANDARD LVCMOS33 } [get ports
IOSTANDARD LVCMOS33 } [get ports
{ LED[13] }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]
#set_property -dict { PACKAGE_PIN V12
                                       IOSTANDARD LVCMOS33 } [get ports
{ LED[14] }]; #IO L20N T3 A07 D23 14 Sch=led[14]
#set_property -dict { PACKAGE_PIN V11
                                      IOSTANDARD LVCMOS33 } [get ports
{ LED[15] }]; #IO_L21N_T3_DQS_A06 D22 14 Sch=led[15]
## RGB LEDs
#set property -dict { PACKAGE PIN R12
                                      IOSTANDARD LVCMOS33 } [get ports
{ LED16 B }]; #IO L5P T0 D06 14 Sch=led16 b
```

```
#set property -dict { PACKAGE PIN M16
                                        IOSTANDARD LVCMOS33 } [get ports
{ LED16_G }]; #IO_L10P_T1_D14_14 Sch=led16_g
#set_property -dict { PACKAGE PIN N15
                                        IOSTANDARD LVCMOS33 } [get ports
{ LED16 R }]; #IO L11P T1 SRCC 14 Sch=led16 r
#set_property -dict { PACKAGE_PIN G14
                                        IOSTANDARD LVCMOS33 } [get ports
{ LED17_B }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
#set_property -dict { PACKAGE_PIN R11
                                        IOSTANDARD LVCMOS33 } [get ports
{ LED17_G }]; #IO_0_14 Sch=led17_g
#set_property -dict { PACKAGE_PIN N16
                                        IOSTANDARD LVCMOS33 } [get ports
{ LED17 R }]; \#IO L11N T1 SRCC 14 Sch=led17 r
##7 segment display
set property -dict { PACKAGE PIN T10
                                      IOSTANDARD LVCMOS33 } [get ports {
LED out[6] }]; #IO L24N T3 A00 D16 14 Sch=ca
set_property -dict { PACKAGE PIN R10
                                      IOSTANDARD LVCMOS33 } [get ports {
LED out[5] }]; #IO 25 14 Sch=cb
set property -dict { PACKAGE PIN K16
                                      IOSTANDARD LVCMOS33 } [get ports {
LED out[4] }]; #IO 25 15 Sch=cc
set property -dict { PACKAGE PIN K13
                                      IOSTANDARD LVCMOS33 } [get ports {
LED out[3] }]; #IO L17P T2 A26 15 Sch=cd
set_property -dict { PACKAGE PIN P15
                                      IOSTANDARD LVCMOS33 } [get ports {
LED out[2] }]; #IO L13P T2 MRCC 14 Sch=ce
set property -dict { PACKAGE PIN T11
                                      IOSTANDARD LVCMOS33 } [get ports {
LED_out[1] }]; #IO L19P T3 A10 D26 14 Sch=cf
set_property -dict { PACKAGE PIN L18
                                      IOSTANDARD LVCMOS33 } [get ports {
LED out[0] }]; #IO L4P T0 D04 14 Sch=cg
#set property -dict { PACKAGE PIN H15
                                        IOSTANDARD LVCMOS33 } [get ports
{ DP }]; #IO L19N T3 A21 VREF 15 Sch=dp
set property -dict { PACKAGE PIN J17
                                      IOSTANDARD LVCMOS33 } [get ports {
Anode Activate[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
set property -dict { PACKAGE PIN J18
                                      IOSTANDARD LVCMOS33 } [get ports {
Anode Activate[1] }]; #IO L23N T3 FWE B 15 Sch=an[1]
set_property -dict { PACKAGE PIN T9
                                      IOSTANDARD LVCMOS33 } [get ports {
Anode_Activate[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
set property -dict { PACKAGE PIN J14
                                      IOSTANDARD LVCMOS33 } [get ports {
Anode_Activate[3] \}]; #IO L19P T3 A22 15 Sch=an[3]
#set property -dict { PACKAGE PIN P14
                                        IOSTANDARD LVCMOS33 } [get ports
{ AN[4] }]; #IO_L8N T1 D12 14 Sch=an[4]
#set property -dict { PACKAGE PIN T14
                                        IOSTANDARD LVCMOS33 } [get ports
{ AN[5] }]; #IO L14P T2 SRCC \overline{14} Sch=an[5]
#set property -dict { PACKAGE PIN K2
                                        IOSTANDARD LVCMOS33 } [get ports
{ AN[6] }]; #IO L23P T3 35 Sch=an[6]
#set property -dict { PACKAGE PIN U13
                                        IOSTANDARD LVCMOS33 } [get ports
{ AN[7] }]; #IO L23N T3 A02 D18 14 Sch=an[7]
##CPU Reset Button
#set property -dict { PACKAGE PIN C12
                                        IOSTANDARD LVCMOS33 } [get ports
{ CPU RESETN }]; #IO L3P TO DQS AD1P 15 Sch=cpu resetn
##Buttons
#set property -dict { PACKAGE PIN N17
                                        IOSTANDARD LVCMOS33 } [get ports
{ BTNC }]; #IO_L9P_T1_DQS_14 Sch=btnc #set_property -dict { PACKAGE_PIN M18
                                         IOSTANDARD LVCMOS33 } [get ports
{ BTNU }]; \#IO_L4N_T0_D05_14 Sch=btnu
#set property -dict { PACKAGE PIN P17
                                         { BTNL }]; #IO_L12P_T1_MRCC_14 Sch=btnl
#set property -dict { PACKAGE PIN M17
                                        { BTNR }]; #IO_L10N_T1_D15_14 Sch=btnr
#set property -dict { PACKAGE PIN P18
                                        IOSTANDARD LVCMOS33 } [get ports
{ BTND }]; #IO_L9N_T1_DQS_D13_14 Sch=btnd
```


```
##Pmod Headers
##Pmod Header JA
#set_property -dict { PACKAGE PIN C17
                                         IOSTANDARD LVCMOS33 } [get ports
{ JA[1] }]; #IO_L20N_T3_A19_15 Sch=ja[1]
#set_property -dict { PACKAGE_PIN D18
                                         IOSTANDARD LVCMOS33 } [get ports
{ JA[2] }]; #IO_L21N_T3_DQS_A18_15 Sch=ja[2]
#set_property -dict { PACKAGE_PIN E18
                                         IOSTANDARD LVCMOS33 } [get ports
{ JA[3] }]; #IO_L21P_T3_DQS_15 Sch=ja[3]
#set property -dict { PACKAGE PIN G17
                                         IOSTANDARD LVCMOS33 } [get ports
{ JA[4] }]; #IO L18N T2 A23 15 Sch=ja[4]
#set property -dict { PACKAGE PIN D17
                                         IOSTANDARD LVCMOS33 } [get ports
{ JA[7] }]; #IO L16N T2 A27 15 Sch=ja[7]
#set property -dict { PACKAGE PIN E17
                                         IOSTANDARD LVCMOS33 } [get ports
{ JA[8] }]; #IO L16P T2 A28 15 Sch=ja[8]
#set property -dict { PACKAGE PIN F18
                                         IOSTANDARD LVCMOS33 } [get ports
{ JA[9] }]; #IO L22N T3 A16 15 Sch=ja[9]
#set property -dict { PACKAGE PIN G18
                                         IOSTANDARD LVCMOS33 } [get ports
{ JA[10] }]; #IO L22P T3 A17 15 Sch=ja[10]
##Pmod Header JB
#set property -dict { PACKAGE PIN D14
                                         IOSTANDARD LVCMOS33 } [get ports
{ JB[1] }]; #IO L1P TO ADOP 15 Sch=jb[1]
#set property -dict { PACKAGE PIN F16
                                         IOSTANDARD LVCMOS33 } [get ports
{ JB[2] }]; #IO L14N T2 SRCC 15 Sch=jb[2]
#set property -dict { PACKAGE PIN G16
                                         IOSTANDARD LVCMOS33 } [get ports
{ JB[3] }]; #IO L13N T2 MRCC 15 Sch=jb[3]
#set property -dict { PACKAGE PIN H14
                                         IOSTANDARD LVCMOS33 } [get ports
{ JB[4] }]; #IO L15P T2 DQS 15 Sch=jb[4]
#set property -dict { PACKAGE PIN E16
                                         IOSTANDARD LVCMOS33 } [get ports
{ JB[7] }]; #IO L11N T1 SRCC 15 Sch=jb[7]
#set property -dict { PACKAGE PIN F13
                                         IOSTANDARD LVCMOS33 } [get ports
{ JB[8] }]; #IO L5P TO AD9P 15 Sch=jb[8]
#set property -dict { PACKAGE PIN G13
                                         IOSTANDARD LVCMOS33 } [get ports
{ JB[9] }]; #IO_0_15 Sch=jb[9]
#set_property -dict { PACKAGE PIN H16
                                         IOSTANDARD LVCMOS33 } [get ports
{ JB[10] }]; #IO L13P T2 MRCC 15 Sch=jb[10]
##Pmod Header JC
                                         IOSTANDARD LVCMOS33 } [get ports
#set property -dict { PACKAGE PIN K1
{ JC[1] }]; #IO L23N T3 35 Sch=jc[1]
#set property -dict { PACKAGE PIN F6
                                         IOSTANDARD LVCMOS33 } [get ports
{ JC[2] }]; #IO L19N T3 VREF 35 Sch=jc[2]
#set property -dict { PACKAGE PIN J2
                                         IOSTANDARD LVCMOS33 } [get ports
{ JC[3] }]; #IO L22N T3 35 Sch=jc[3]
#set property -dict { PACKAGE PIN G6
                                         IOSTANDARD LVCMOS33 } [get ports
{ JC[4] }]; #IO_L19P_T3 35 Sch=jc[4]
#set property -dict { PACKAGE PIN E7
                                         IOSTANDARD LVCMOS33 } [get ports
{ JC[7] }]; #IO L6P T0 35 Sch=jc[7]
#set property -dict { PACKAGE PIN J3
                                         IOSTANDARD LVCMOS33 } [get ports
{ JC[8] }]; #IO L22P T3 35 Sch=jc[8]
#set property -dict { PACKAGE PIN J4
                                         IOSTANDARD LVCMOS33 } [get ports
{ JC[9] }]; #IO_L21P_T3_DQS_35 Sch=jc[9] #set_property -dict { PACKAGE_PIN E6
                                         IOSTANDARD LVCMOS33 } [get ports
{ JC[10] }]; #IO L5P TO AD13P 35 Sch=jc[10]
##Pmod Header JD
#set property -dict { PACKAGE PIN H4
                                         IOSTANDARD LVCMOS33 } [get ports
{ JD[1] }]; #IO_L21N_T3_DQS_35 Sch=jd[1]
#set property -dict { PACKAGE PIN H1
                                         IOSTANDARD LVCMOS33 } [get ports
{ JD[2] }]; #IO_L17P_T2_35 Sch=jd[2]
```


```
#set property -dict { PACKAGE PIN G1
                                        IOSTANDARD LVCMOS33 } [get ports
\{ JD[3] \} ; #IO L17N T2 35 Sch=jd[3]
#set_property -dict { PACKAGE PIN G3
                                        IOSTANDARD LVCMOS33 } [get ports
{ JD[4] }]; #IO L20N T3 35 Sch=jd[4]
#set_property -dict { PACKAGE_PIN H2
                                        IOSTANDARD LVCMOS33 } [get ports
{ JD[7] }]; #IO_L15P_T2_DQS_35 Sch=jd[7]
#set_property -dict { PACKAGE_PIN G4
                                        IOSTANDARD LVCMOS33 } [get ports
{ JD[8] }]; #IO_L20P_T3_35 Sch=jd[8]
#set_property -dict { PACKAGE_PIN G2
                                        IOSTANDARD LVCMOS33 } [get ports
{ JD[9] }]; #IO_L15N_T2_DQS_35 Sch=jd[9]
#set property -dict { PACKAGE PIN F3
                                        IOSTANDARD LVCMOS33 } [get ports
{ JD[10] }]; #IO L13N T2 MRCC 35 Sch=jd[10]
##Pmod Header JXADC
                                        IOSTANDARD LVCMOS33 } [get ports
#set_property -dict { PACKAGE_PIN A14
{ XA N[1] }]; #IO L9N T1 DQS AD3N 15 Sch=xa n[1]
#set_property -dict { PACKAGE_PIN A13
                                        IOSTANDARD LVCMOS33 } [get ports
{ XA_P[1] }]; #IO_L9P_T1_DQS_AD3P_15 Sch=xa_p[1]
#set_property -dict { PACKAGE_PIN A16
                                        IOSTANDARD LVCMOS33 } [get_ports
{ XA N[2] }]; #IO L8N T1 AD10N 15 Sch=xa n[2]
#set_property -dict { PACKAGE PIN A15
                                        IOSTANDARD LVCMOS33 } [get ports
{ XA P[2] }]; #IO L8P T1 AD10P 15 Sch=xa p[2]
#set property -dict { PACKAGE PIN B17
                                        IOSTANDARD LVCMOS33 } [get ports
{ XA N[3] }]; #IO L7N T1 AD2N 15 Sch=xa n[3]
#set property -dict { PACKAGE PIN B16
                                        IOSTANDARD LVCMOS33 } [get ports
{ XA P[3] }]; #IO L7P T1 AD2P 15 Sch=xa p[3]
#set property -dict { PACKAGE PIN A18
                                        IOSTANDARD LVCMOS33 } [get ports
{ XA N[4] }]; #IO L10N T1 AD11N 15 Sch=xa n[4]
#set property -dict { PACKAGE PIN B18
                                        IOSTANDARD LVCMOS33 } [get ports
{ XA P[4] }]; #IO L10P T1 AD11P 15 Sch=xa p[4]
##VGA Connector
#set property -dict { PACKAGE PIN A3
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA R[0] }]; #IO L8N T1 AD14N 35 Sch=vga r[0]
#set property -dict { PACKAGE PIN B4
                                       IOSTANDARD LVCMOS33 } [get ports
{ VGA R[1] }]; #IO L7N T1 AD6N 35 Sch=vga r[1]
#set property -dict { PACKAGE PIN C5
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA R[2] }]; #IO L1N TO AD4N 35 Sch=vga r[2]
#set_property -dict { PACKAGE PIN A4
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA R[3] }]; #IO L8P T1 AD14P 35 Sch=vga r[3]
#set_property -dict { PACKAGE PIN C6
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA G[0] }]; #IO L1P T0 AD4P 35 Sch=vga g[0]
#set property -dict { PACKAGE PIN A5
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA G[1] }]; #IO L3N TO DQS AD5N 35 Sch=vga g[1]
#set property -dict { PACKAGE PIN B6
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA G[2] }]; #IO L2N TO AD12N 35 Sch=vga g[2]
#set_property -dict { PACKAGE PIN A6
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA G[3] }]; #IO L3P TO DQS AD5P 35 Sch=vga g[3]
#set_property -dict { PACKAGE PIN B7
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA B[0] }]; #IO L2P TO AD12P 35 Sch=vga b[0]
#set_property -dict { PACKAGE PIN C7
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA B[1] }]; #IO L4N TO 35 Sch=vga b[1]
IOSTANDARD LVCMOS33 } [get ports
#set_property -dict { PACKAGE_PIN D8
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA B[3] }]; #IO L4P T0 35 Sch=vga b[3]
#set property -dict { PACKAGE PIN B11
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA_HS }]; #IO_L4P_T0_15 Sch=vga hs
#set property -dict { PACKAGE PIN B12
                                        IOSTANDARD LVCMOS33 } [get ports
{ VGA_VS }]; \#IO_L3N_T0_DQS_AD1N_15 Sch=vga vs
```

```
##Micro SD Connector
#set_property -dict { PACKAGE_PIN E2
                                        IOSTANDARD LVCMOS33 } [get ports
{ SD RESET }]; #IO L14P T2 SRCC 35 Sch=sd reset
#set property -dict { PACKAGE PIN A1
                                        IOSTANDARD LVCMOS33 } [get ports
{ SD_CD }]; #IO_L9N_T1_DQS_AD7N_35 Sch=sd_cd
#set_property -dict { PACKAGE PIN B1
                                        IOSTANDARD LVCMOS33 } [get ports
{ SD_SCK }]; #IO_L9P_T1_DQS_AD7P_35 Sch=sd_sck
#set_property -dict { PACKAGE_PIN C1
                                        IOSTANDARD LVCMOS33 } [get ports
{ SD_CMD }]; #IO_L16N_T2_35 Sch=sd_cmd
#set property -dict { PACKAGE PIN C2
                                        IOSTANDARD LVCMOS33 } [get ports
{ SD_DAT[0] }]; #IO_L16P_T2_35 Sch=sd dat[0]
#set property -dict { PACKAGE PIN E1
                                        IOSTANDARD LVCMOS33 } [get ports
{ SD_DAT[1] }]; #IO_L18N_T2_35 Sch=sd dat[1]
#set property -dict { PACKAGE PIN F1
                                        IOSTANDARD LVCMOS33 } [get ports
{ SD DAT[2] }]; #IO L18P T2 35 Sch=sd dat[2]
#set property -dict { PACKAGE PIN D2
                                       IOSTANDARD LVCMOS33 } [get ports
{ SD DAT[3] }]; #IO L14N T2 SRCC 35 Sch=sd dat[3]
##Accelerometer
#set property -dict { PACKAGE PIN E15
                                         IOSTANDARD LVCMOS33 } [get ports
{ ACL MISO }]; #IO L11P T1 SRCC 15 Sch=acl miso
#set property -dict { PACKAGE PIN F14
                                        IOSTANDARD LVCMOS33 } [get ports
{ ACL MOSI }]; #IO L5N TO AD9N 15 Sch=acl mosi
#set_property -dict { PACKAGE PIN F15
                                         IOSTANDARD LVCMOS33 } [get ports
{ ACL SCLK }]; #IO L14P T2 SRCC 15 Sch=acl sclk
#set_property -dict { PACKAGE PIN D15
                                        IOSTANDARD LVCMOS33 } [get ports
{ ACL CSN }]; #IO L12P T1 MRCC 15 Sch=acl csn
#set property -dict { PACKAGE PIN B13
                                        IOSTANDARD LVCMOS33 } [get ports
{ ACL INT[1] }]; #IO L2P TO AD8P 15 Sch=acl int[1]
#set property -dict { PACKAGE PIN C16
                                       IOSTANDARD LVCMOS33 } [get ports
{ ACL INT[2] }]; #IO L20P T3 A20 15 Sch=acl int[2]
##Temperature Sensor
#set property -dict { PACKAGE PIN C14
                                         IOSTANDARD LVCMOS33 } [get ports
{ TMP SCL }]; #IO L1N TO ADON 15 Sch=tmp scl
#set_property -dict { PACKAGE PIN C15
                                        IOSTANDARD LVCMOS33 } [get ports
{ TMP SDA }]; \#IO L12N T1 MRCC 15 Sch=tmp sda
#set property -dict { PACKAGE PIN D13
                                        IOSTANDARD LVCMOS33 } [get ports
{ TMP INT }]; #IO L6N TO VREF 15 Sch=tmp int
#set property -dict { PACKAGE PIN B14
                                        IOSTANDARD LVCMOS33 } [get ports
{ TMP CT }]; #IO L2N TO AD8N 15 Sch=tmp ct
##Omnidirectional Microphone
#set property -dict { PACKAGE PIN J5
                                         IOSTANDARD LVCMOS33 } [get ports
{ M CLK }]; #IO 25 35 Sch=m clk
#set property -dict { PACKAGE PIN H5
                                         IOSTANDARD LVCMOS33 } [get ports
{ M DATA }]; #IO L24N T3 35 Sch=m data
#set_property -dict { PACKAGE PIN F5
                                         IOSTANDARD LVCMOS33 } [get ports
{ M LRSEL }]; #IO 0 35 Sch=m lrsel
##PWM Audio Amplifier
#set_property -dict { PACKAGE PIN A11
                                         IOSTANDARD LVCMOS33 } [get ports
{ AUD_PWM }]; #IO_L4N_T0_15 Sch=aud_pwm #set_property -dict { PACKAGE_PIN D12
                                         IOSTANDARD LVCMOS33 } [get ports
{ AUD SD }]; #IO L6P T0 15 Sch=aud sd
##USB-RS232 Interface
#set property -dict { PACKAGE PIN C4
                                         IOSTANDARD LVCMOS33 } [get ports
{ UART_TXD_IN }]; #IO_L7P_T1_AD6P_35 Sch=uart_txd_in
#set_property -dict { PACKAGE_PIN D4
                                         IOSTANDARD LVCMOS33 } [get ports
{ UART_RXD_OUT }]; #IO_L11N_T1_SRCC_35 Sch=uart_rxd_out
```


```
#set property -dict { PACKAGE PIN D3
                                       IOSTANDARD LVCMOS33 } [get ports
{ UART CTS }]; #IO L12N T1 MRCC 35 Sch=uart cts
#set_property -dict { PACKAGE PIN E5
                                     IOSTANDARD LVCMOS33 } [get ports
{ UART RTS }]; #IO L5N TO AD13N 35 Sch=uart rts
##USB HID (PS/2)
#set_property -dict { PACKAGE_PIN F4
                                        IOSTANDARD LVCMOS33 } [get ports
{ PS2_CLK }]; #IO_L13P_T2_MRCC_35 Sch=ps2_clk
#set_property -dict { PACKAGE_PIN B2
                                        IOSTANDARD LVCMOS33 } [get ports
{ PS2 DATA }]; #IO L10N T1 AD15N 35 Sch=ps2 data
##SMSC Ethernet PHY
#set property -dict { PACKAGE PIN C9
                                        IOSTANDARD LVCMOS33 } [get ports
{ ETH MDC }]; #IO L11P T1 SRCC 16 Sch=eth mdc
#set property -dict { PACKAGE PIN A9
                                        IOSTANDARD LVCMOS33 } [get ports
{ ETH MDIO }]; #IO L14N T2 SRCC 16 Sch=eth mdio
#set property -dict { PACKAGE PIN B3
                                       IOSTANDARD LVCMOS33 } [get ports
{ ETH RSTN }]; #IO L10P T1 AD15P 35 Sch=eth rstn
#set property -dict { PACKAGE PIN D9
                                       IOSTANDARD LVCMOS33 } [get ports
{ ETH CRSDV }]; #IO L6N T0 VREF 16 Sch=eth crsdv
#set_property -dict { PACKAGE PIN C10
                                       IOSTANDARD LVCMOS33 } [get ports
{ ETH RXERR }]; #IO L13N T2 MRCC 16 Sch=eth rxerr
#set property -dict { PACKAGE PIN C11
                                        IOSTANDARD LVCMOS33 } [get ports
{ ETH RXD[0] }]; #IO L13P T2 MRCC 16 Sch=eth rxd[0]
#set property -dict { PACKAGE PIN D10
                                        IOSTANDARD LVCMOS33 } [get ports
{ ETH RXD[1] }]; #IO L19N T3 VREF 16 Sch=eth rxd[1]
#set property -dict { PACKAGE PIN B9
                                        IOSTANDARD LVCMOS33 } [get ports
{ ETH TXEN }]; #IO L11N T1 SRCC 16 Sch=eth txen
#set property -dict { PACKAGE PIN A10
                                        IOSTANDARD LVCMOS33 } [get ports
{ ETH TXD[0] }]; #IO L14P T2 SRCC 16 Sch=eth txd[0]
#set property -dict { PACKAGE PIN A8
                                        IOSTANDARD LVCMOS33 } [get ports
{ ETH TXD[1] }]; #IO L12N T1 MRCC 16 Sch=eth txd[1]
#set property -dict { PACKAGE PIN D5
                                        IOSTANDARD LVCMOS33 } [get ports
{ ETH REFCLK }]; #IO L11P T1 SRCC 35 Sch=eth refclk
#set property -dict { PACKAGE PIN B8
                                        IOSTANDARD LVCMOS33 } [get ports
{ ETH INTN }]; #IO L12P T1 MRCC 16 Sch=eth intn
##Quad SPI Flash
#set property -dict { PACKAGE PIN K17
                                        IOSTANDARD LVCMOS33 } [get ports
{ QSPI DQ[0] }]; #IO L1P T0 D00 MOSI 14 Sch=qspi dq[0]
#set_property -dict { PACKAGE PIN K18
                                        IOSTANDARD LVCMOS33 } [get ports
{ QSPI DQ[1] }]; #IO L1N T0 D01 DIN 14 Sch=qspi dq[1]
#set property -dict { PACKAGE PIN L14
                                        IOSTANDARD LVCMOS33 } [get ports
{ QSPI DQ[2] }]; #IO L2P T0 D02 14 Sch=qspi dq[2]
#set property -dict { PACKAGE PIN M14
                                        IOSTANDARD LVCMOS33 } [get ports
{ QSPI DQ[3] }]; #IO L2N TO D03 14 Sch=qspi dq[3]
#set property -dict { PACKAGE PIN L13
                                        IOSTANDARD LVCMOS33 } [get ports
{ QSPI CSN }]; #IO L6P T0 FCS B 14 Sch=qspi csn
```

12. Untuk melihat rangkaian, klik open elaborated design kemudian pilih schematic





- 14. Sambungkan papan dengan laptop dan nyalakan switch power
- 15. sambungkan papan ke vivado



16. Generate Bitstream



- 17. Klik Program device
- 18. Aktifkan switch yang terhubung pada constrain dan lihat keluarannya