Buttons and interrupt controller



R. Ferrero, P. Bernardi Politecnico di Torino

Dipartimento di Automatica e Informatica (DAUIN)


Torino - Italy

This work is licensed under the Creative Commons (CC BY-SA) License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/




Available resources

- User manual -
- Sample project
- Schematic






Block diagram (user manual p. 10)



Creation of sample project

- Add two new groups beside the default one
 - Right click on Target 1 -> Add Group
- Optional: rename groups as main, led, button
 - Right click on a group -> Manage Project items
- Copy sample.c, led and button folder in the project folder; add files to corresponding group
 - Right click on a group -> Add Existing Files
- Options for target -> Debug
 - Dialog DLL: DARMP1.DLL (Simulator) or TARMP1.DLL (ULINK2/ME Cortex Debugger)
 - Parameter: -pLPC1768 (both)

Project view




Files in sample project

- startup_LPC17xx.s
- system_LPC17xx.c
 - SystemInit() function called by reset_handler
- sample.c
- led group
- button group
 - lib_button.c: inizialitation of buttons and NVIC
 - IRQ_button.c: handlers for external interrupts
- system libraries
 - lpc17xx.h
 - core_cm3.h

Files in sample project

- startup_LPC17xx.s
- system_LPC17xx.c
 - SystemInit() function called by reset_handler
- sample.c
- led group
- button group
 - lib_button.c: inizialitation of buttons and NVIC
 - IRQ_button.c: handlers for external interrupts
- system libraries
 - lpc17xx.h
 - core_cm3.h

Clock configuration in the project



Clock selection (page 31)






Fig 7. Clock generation for the LPC176x/5x

Debug view




Clock values after SystemInit()



system_LPC17xx.c: text view

```
startup_LPC17xx.s
                 ill lib_led.c is system_LPC17xx.c
                                           startup_LPC17xx.s
                                                           sample.c tore cm3.c
                                                                                     ₹ X
   392 -/**
        * Initialize the system
   394
   395 * @param none
   396 * @return none
   397 *
   398 * @brief Setup the microcontroller system.
                Initialize the System and update the SystemFrequency variable.
   399 *
   400 - */
   401 void SystemInit (void)
   402 - {
   403 Hif (CLOCK SETUP)
                                             /* Clock Setup
         LPC SC->SCS = SCS Val;
   405 if (SCS Val & (1 << 5)) { /* If Main Oscillator is enabled
          while ((LPC SC->SCS & (1<<6)) == 0); /* Wait for Oscillator to be ready
   407
   408
         LPC SC->CCLKCFG = CCLKCFG Val; /* Setup Clock Divider
   409
   410
         LPC SC->PCLKSEL0 = PCLKSEL0 Val; /* Peripheral Clock Selection
   411
         LPC SC->PCLKSEL1 = PCLKSEL1 Val;
   412
   413
Text Editor D Configuration Wizard
```

system_LPC17xx.c: wizard



- Configuration Wizard Annotations consist of annotation items and annotation modifiers.
- They create GUI-like elements in IDEs for configuration files.
- The GUI-like approach makes it easier for the user to check and adapt configuration files to the application needs.

- The Configuration Wizard section must begin within the first 100 lines of code and must start with:
 - // <<< Use Configuration Wizard in Context Menu >>>
- The optional end of the Configuration Wizard section is :
 // <<< end of configuration section >>>
- Annotations are written as comments in the code: it must start with a double backslash (//).
- By default, it is the next code symbol that follows the annotation to be modified.
- It is possible to add a "skip-value" to omits a number of code symbols. This overwrites the previous rule.
- A descriptive text can be added to items.

- <h>: Heading. Creates a header section. All items and options enclosed by <h> and </h> belong to one group and can be expanded. This entry makes no changes to code symbols. It is just used to group other items and modifiers.
- <e>*: Heading with Enable. Creates a header section with a checkbox to enabled or disabled all items and options enclosed by <e> and </e>.
- <e.i>*: Heading with Enable: modifies a specific bit
 (i) (example: <e.4> changes bit 4 of a value).
- <i>: Tooltip help

- <o>* : Option with selection or number entry.
 - // <o>Round-Robin Timeout [ticks] <1-1000>
 - The example creates an option with the text Round-Robin Timeout [ticks] and a field to enter values that can range between [1..1000].
- <o.x..y>* : Option Modify a range of bits.
 (example: <o.4..5> bit 4 to 5).
 - // <o.0..15>Language ID <0x0000-0xFCFF>
- <oi> : Skip i items. Can be applied to all annotation items marked with a *

Files in sample project

- startup_LPC17xx.s
- system_LPC17xx.c
 - SystemInit() function called by reset_handler
- sample.c
- led group
- button group
 - lib_button.c: inizialitation of buttons and NVIC
 - IRQ_button.c: handlers for external interrupts
- system libraries
 - lpc17xx.h
 - core_cm3.h


sample.c

```
Led
                                                initialization
   int main (void)
24 □ {
25
     LED_init();
                                      /* LED Initialization
     BUTTON_init();
26
                                      /* BUTTON Initialization
27
     while (1) {
                                                                       */
                                      /* Loop forever
29
30
32
                                                           Button
                                                       initialization
                 Wait for external
                        interrupt
```

Sample project: functionality

- Pression of button INT0 -> switch on LD11
- Pression of button KEY1 -> switch on LD10
- Pression of button KEY2 -> switch off LD10 and LD11






Input/Output system management

- One of the main functions of computer systems is to interact and exchange information with the outside world.
- This function is performed through the Input/Output (I/O) subsystem, consisting of:
 - Input/Output devices (peripherals)
 - Units for controlling these devices (interfaces)
 - Software for their management.

I/O interface

 Communication between the processor (or memory) and the device occurs through the interface registers (or ports).



Registers addressing

- Each register is associated with an address and it is accessible via the system bus.
- Memory-mapped I/O
 - address space is shared with memory
 - same instructions and addressing methods used to access the memory.
- Isolated I/O (or I/O-mapped I/O)
 - separated addressing spaces (activated by signals)
 - appropriate instructions to access I/O ports.

Synchronization

CPU must synchronize with I/O devices since their operating speeds are different. Two ways:

- 1. Polling or Programmed I/O
 - the CPU repetitively checks if the external device is ready for I/O operations by testing status registers (best practice) or data registers.
- 2. Interrupt
 - the device sends an asynchronous signal to CPU
 - the CPU stops running the current program
 - it executes an Interrupt Service Routine (ISR)
 - current program continues at the end of ISR.

Polling Vs. interrupt

	Polling	Interrupt
Implemen- tation	easy: software cycle	hardware requirements
Latency	high,depending on check frequency	low: asynchronous signal sent by the device
Nested requests	difficult to be managed	managed with priorities
Efficiency	poor: CPU wastes time in software cycle, with trivial tests	the system can enter in idle mode, and wakes up with interrupt request

Different peripherals can require an interrupt, with different service procedures to be called.

- 1. Multiple interrupt lines 多中断线法
 - each device is connected to a different signal.
- 2. Polling 查询

每个设备连接的信号不同

 when the CPU receives the request, it scans the state of all peripherals to identify the requester.

当CPU收到一个请求的时候,扫描所有的外部设备状态来识别请求者


- 3. Vectorized interrupt
 - requests are managed by the interrupt controller.

Nested Vectored Interrupt Controller

内嵌向量中断控制器

- NVIC receives all requests and it drives one signal towards the CPU.
- When the CPU is ready to serve a request:
 - it sends an Acknowledge Interrupt signal
 - the Interrupt Controller puts the identification code of the peripheral on the data bus 中断控制器把外围设备识别码放到数据总线上
 - the CPU uses the identification code as an index to access the Interrupt Vector Table (IVT)
 - the CPU reads the address of service procedure.

Interrupt controller



Interrupt Vector Table

- For each type of interrupt, it contains the address of its Interrupt Service Routine.
- There are 35
 external interrupts
 in the Cortex-M3.

Table 56.	Interrupt	Set-Pending	Register 0	register	(ISPR0 - 0xE000 E200)

Bit	Name	Function
0	ISP_WDT	Watchdog Timer Interrupt Pending set.
		Write: writing 0 has no effect, writing 1 changes the interrupt state to pending.
		Read: 0 indicates that the interrupt is not pending, 1 indicates that the interrupt is pending
1	ISP_TIMERO	Timer 0 Interrupt Pending set. See functional description for bit 0.
2	ISP_TIMER1	Timer 1. Interrupt Pending set. See functional description for bit 0.
3	ISP_TIMER2	Timer 2 Interrupt Pending set. See functional description for bit 0.
4	ISP_TIMER3	Timer 3 Interrupt Pending set. See functional description for bit 0.
5	ISP_UARTO	UARTO Interrupt Pending set. See functional description for bit 0.
6	ISP_UART1	UART1 Interrupt Pending set. See functional description for bit 0.
7	ISP_UART2	UART2 Interrupt Pending set. See functional description for bit 0.
8	ISP_UART3	UART3 Interrupt Pending set. See functional description for bit 0.
9	ISP_PWM	PWM1 Interrupt Pending set. See functional description for bit 0.
10	ISP_I2C0	I ² C0 Interrupt Pending set. See functional description for bit 0.
11	ISP_I2C1	I ² C1 Interrupt Pending set. See functional description for bit 0.
12	ISP_I2C2	I ² C2 Interrupt Pending set. See functional description for bit 0.
13	ISP_SPI	SPI Interrupt Pending set. See functional description for bit 0.
14	ISP_SSP0	SSP0 Interrupt Pending set. See functional description for bit 0.
15	ISP_SSP1	SSP1 Interrupt Pending set. See functional description for bit 0.
16	ISP_PLL0	PLL0 (Main PLL) Interrupt Pending set. See functional description for bit 0.
17	ISP_RTC	Real Time Clock (RTC) Interrupt Pending set. See functional description for bit 0.
18	ISP_EINTO	External Interrupt 0 Interrupt Pending set. See functional description for bit 0.
19	ISP_EINT1	External Interrupt 1 Interrupt Pending set. See functional description for bit 0.
20	ISP_EINT2	External Interrupt 2 Interrupt Pending set. See functional description for bit 0.
21	ISP_EINT3	External Interrupt 3 Interrupt Pending set. See functional description for bit 0.
22	ISP_ADC	ADC Interrupt Pending set. See functional description for bit 0.
23	ISP_BOD	BOD Interrupt Pending set. See functional description for bit 0.
24	ISP_USB	USB Interrupt Pending set. See functional description for bit 0.
25	ISP_CAN	CAN Interrupt Pending set. See functional description for bit 0.
26	ISP_DMA	GPDMA Interrupt Pending set. See functional description for bit 0.
27	ISP_I2S	I ² S Interrupt Pending set. See functional description for bit 0.
28	ISP_ENET	Ethernet Interrupt Pending set. See functional description for bit 0.
29	ISP_RIT	Repetitive Interrupt Timer Interrupt Pending set. See functional description for bit 0.
30	ISP_MCPWM	Motor Control PWM Interrupt Pending set. See functional description for bit 0.
31	ISP_QEI	Quadrature Encoder Interface Interrupt Pending set. See functional description for bit 0.

System setup for interrupts

引导时间:配置中断控制器

- Boot time: configure interrupt controller
 - Enable interrupt sources
 - Set priority of every source (optional)

- Specify a flag variable as semaphore (optional)
- Run time: execute interrupt service routine

- Acknowledge: clear the flag of active interrupt
- Preserve r4-r8, r10-r11 (ABI AAPCS)
- Communicate via shared global variables.

Files in sample projects

- startup_LPC17xx.s
- system_LPC17xx.c
 - SystemInit() function called by reset_handler
- sample.c
- led group
- button group
 - lib_button.c: inizialitation of buttons and NVIC
 - IRQ_button.c: handlers for external interrupts
- system libraries
 - lpc17xx.h
 - core_cm3.h

lpc17xx.h: addressing memory

1) Constants are defined at C language level for addressing main blocks of memory.

```
916
                               Peripheral memory map
917
918
     /* Base addresses
     #define LPC FLASH BASE
                                  (0x00000000UL)
     #define LPC RAM BASE
                                  (0x10000000UL)
921 = #ifdef LPC17XX REV00
     #define LPC AHBRAMO BASE
                                (0x20000000UL)
     #define LPC AHBRAM1 BASE
                                  (0x20004000UL)
923
924 | #else
925 #define LPC AHBRAMO BASE
                                   (0x2007C000UL)
     #define LPC AHBRAM1 BASE
                                   (0x20080000UL)
    -#endif
927
     #define LPC GPIO BASE
                                   (0x2009C000UL)
    #define LPC APBO BASE
                                   (0x40000000UL)
    #define LPC APB1 BASE
                                   (0x40080000UL)
     #define LPC AHB BASE
                                   (0x50000000UL)
     #define LPC CM3 BASE
                                   (0xE0000000UL)
932
```

Memory map (page 14)

Table 3. LPC176x/5x memory usage and details

Address range	General Use	Address range details and des	scription
0x0000 0000 to	On-chip non-volatile	0x0000 0000 - 0x0007 FFFF	For devices with 512 kB of flash memory.
0x1FFF FFFF	memory	0x0000 0000 - 0x0003 FFFF	For devices with 256 kB of flash memory.
		0x0000 0000 - 0x0001 FFFF	For devices with 128 kB of flash memory.
		0x0000 0000 - 0x0000 FFFF	For devices with 64 kB of flash memory.
		0x0000 0000 - 0x0000 7FFF	For devices with 32 kB of flash memory.
	On-chip SRAM	0x1000 0000 - 0x1000 7FFF	For devices with 32 kB of local SRAM.
		0x1000 0000 - 0x1000 3FFF	For devices with 16 kB of local SRAM.
		0x1000 0000 - 0x1000 1FFF	For devices with 8 kB of local SRAM.
	Boot ROM	0x1FFF 0000 - 0x1FFF 1FFF	8 kB Boot ROM with flash services.
0x2000 0000 to 0x3FFF FFFF	On-chip SRAM (typically used for	0x2007 C000 - 0x2007 FFFF	AHB SRAM - bank 0 (16 kB), present on devices with 32 kB or 64 kB of total SRAM.
	peripheral data)	0x2000 0000 - 0x2000 01 11 ATID STANT - Dalik 1 (10 kb), p	AHB SRAM - bank 1 (16 kB), present on devices with 64 kB of total SRAM.
	GPIO	0x2009 C000 - 0x2009 FFFF	GPIO.
0x4000 0000 to 0x5FFF FFFF	APB Peripherals	0x4000 0000 - 0x4007 FFFF	APB0 Peripherals, up to 32 peripheral blocks 16 kB each.
		0x4008 0000 - 0x400F FFFF	APB1 Peripherals, up to 32 peripheral blocks, 16 kB each.
	AHB peripherals	0x5000 0000 - 0x501F FFFF	DMA Controller, Ethernet interface, and USB interface.
0xE000 0000 to 0xE00F FFFF	Cortex-M3 Private Peripheral Bus	0xE000 0000 - 0xE00F FFFF	Cortex-M3 related functions, includes the NVIC and System Tick Timer.

lpc17xx.h: addressing elements

2) A start address is defined for every element, based on main blocks of memory.

```
/* APB1 peripherals
956 #define LPC SSPO BASE
                                   (LPC APB1 BASE + 0x08000)
957 | #define LPC DAC BASE
                                   (LPC APB1 BASE + 0x0C000)
958 #define LPC TIM2 BASE
                                   (LPC APB1 BASE + 0 \times 10000)
959 #define LPC TIM3 BASE
                                   (LPC APB1 BASE + 0x14000)
960 #define LPC UART2 BASE
                                   (LPC APB1 BASE + 0x18000)
961 #define LPC UART3 BASE
                                   (LPC APB1 BASE + 0x1C000)
962 #define LPC I2C2 BASE
                                   (LPC APB1 BASE + 0x20000)
963 #define LPC I2S BASE
                                   (LPC APB1 BASE + 0x28000)
964 #define LPC RIT BASE
                                   (LPC APB1 BASE + 0x30000)
965 #define LPC MCPWM BASE
                                   (LPC APB1 BASE + 0x38000)
966 #define LPC OEI BASE
                                    (LPC APB1 BASE + 0x3C000)
    #define LPC SC BASE
                                    (LPC APB1 BASE + 0x7C000)
968
```

APB1 peripheral addresses (page 17)

Table 5. APB1 peripherals and base addresses

APB1 peripheral	Base address	Peripheral name	
0	0x4008 0000	reserved	
1	0x4008 4000	reserved	
2	0x4008 8000	SSP0	
3	0x4008 C000	DAC	
4	0x4009 0000	Timer 2	
5	0x4009 4000	Timer 3	
6	0x4009 8000	UART2	
7	0x4009 C000	UART3	
8	0x400A 0000	I ² C2	
9	0x400A 4000	reserved	
10	0x400A 8000	l ² S	
11	0x400A C000	reserved	
12	0x400B 0000	Repetitive interrupt timer	
13	0x400B 4000	reserved	
14	0x400B 8000	Motor control PWM	
15	0x400B C000	Quadrature Encoder Interface	
16 to 30	0x400C 0000 to 0x400F 8000	reserved	
31	0x400F C000	System control	

System control (page 19)

对于非特殊设备,系统控制块包括系统特点和控制寄存器

- The system control block includes system features and control registers for functions not related to specific peripheral devices:
 - reset source identification
 - brown-out detection

低功率欠压检测

- external interrupt inputs
- system controls and status, related to main oscillator.
- Each function has its own registers (if needed)
 - unneeded bits are defined as reserved in order to allow future expansion.

Ipc17xx.h: addressing registers

3) A structured list is defined for every element, in order to access its registers.

```
/*---- System Control (SC) -----
                                                    119
                                                          /** @brief System Control (SC) register structure definition */
                                                          typedef struct
                                                    120
                                                    121 | 1
                                                    122
                                                                                                 /* Flash Accelerator Module
                                                                                                                                      */
                                                            IO uint32 t FLASHCFG;
                                                     123
                                                                 uint32 t RESERVED0[31];
                                                    124
                                                             IO uint32 t PLLOCON;
                                                                                                /* Clocking and Power Control
                                                    125
                                                            IO uint32 t PLLOCFG;
                                                    126
                                                            I uint32 t PLLOSTAT;
                                                    127
                                                              O uint32 t PLLOFEED;
                                                    128
                                                                 uint32 t RESERVED1[4];
                                                    129
                                                            IO uint32 t PLL1CON;
                                                    130
                                                            IO uint32 t PLL1CFG;
                                                    131
                                                            I uint32 t PLL1STAT;
                                                    132
                                                              O uint32 t PLL1FEED;
                                                    133
                                                                 uint32 t RESERVED2[4];
                                                            IO uint32 t PCON;
                                                    134
                                                    135
                                                            IO uint32 t PCONP;
                                                    136
                                                                 uint32 t RESERVED3[15];
                                                    137
                                                            IO uint32 t CCLKCFG;
                                                    138
                                                            IO uint32 t USBCLKCFG;
                                                    139
                                                              IO uint32 t CLKSRCSEL;
                                                    140
                                                              IO uint32 t CANSLEEPCLR;
                                                             IO uint32 t CANWAKEFLAGS;
                                                    141
                                                    142
                                                                 uint32 t RESERVED4[10];
                                                    143
                                                              IO uint32 t EXTINT;
                                                                                                 /* External Interrupts
对于每个元素定义了一个结构表,用来访问它的寄存器44
                                                                uint32 t RESERVED5;
                                                    145
                                                            IO uint32 t EXTMODE;
                                                    146
                                                              IO uint32 t EXTPOLAR;
                                                    147
                                                                 uint32 t RESERVED6[12];
                                                    148
                                                            IO uint32 t RSID;
                                                                                                /* Reset
                                                                                                                                      W/
                                                    149
                                                                 uint32 t RESERVED7[7];
                                                    150
                                                            IO uint32 t SCS;
                                                                                                 /* Syscon Miscellaneous Registers
                                                    151
                                                                                                 /* Clock Dividers
                                                              IO uint32 t IRCTRIM;
                                                    152
                                                             IO uint32 t PCLKSELO;
                                                    153
                                                            IO uint32 t PCLKSEL1;
                                                    154
                                                                 uint32 t RESERVED8[4];
                                                             IO uint32 t USBIntSt;
                                                    155
                                                                                                 /* USB Device/OTG Interrupt Register
                                                    156
                                                              IO uint32 t DMAREQSEL;
                                                    157
                                                                                                 /* Clock Output Configuration
                                                    158
                                                             LPC SC TypeDef;
```

System control registers (page 26)

119

120

122

123

125

126 127

128

129

121 日 (

typedef struct

/*---- System Control (SC) ·

/** @brief System Control (SC) regist

uint32 t RESERVED0[31];

uint32 t RESERVED1[4];

__IO uint32_t FLASHCFG;

__IO uint32_t PLL0CON; _IO uint32_t PLL0CFG;

__I uint32_t PLL0STAT;

O uint32 t PLLOFEED;

__IO uint32_t PLL1CON;

IO uint32 t PLL1CFG;

} LPC SC TypeDef;

base

+124

+4

+4 +4 +16

+4

+4

+40


					0.777.77		
					131	I uint32_t PLL1STAT;	
					132	_O uint32_t PLL1FEED;	
					133	uint32_t RESERVED2[4];	
					134	IO uint32_t PCON;	
					135	IO uint32_t PCONP;	
					136	uint32_t RESERVED3[15];	
					137	IO uint32_t CCLKCFG;	
					138	IO uint32_t USBCLKCFG;	
Table 9.	External Interrupt registers				139	IO uint32_t CLKSRCSEL;	
Name	Description	Access	Reset	Address	140	IO uint32_t CANSLEEPCLR;	
· · · · · · · · · · · · · · · · · · ·	Besonption	,,,,,,,	value[1]		141	IO uint32_t CANWAKEFLAGS;	
					142	uint32_t RESERVED4[10];	
EXTINT	The External Interrupt Flag Register contains	R/W	0x00	0x400F C140	143	10 uinc32_t EXTINT;	
	interrupt flags for EINT0, EINT1, EINT2 and		_		144	uint32_t RESERVED5;	
	EINT3. See Table 10.				145	IO uint32_t EXTMODE;	
EXTMODE	The External Interrupt Mode Register controls	R/W	0x00	0x400F C148	146	IO uint32_t EXTPOLAR;	
L/////ODL	whether each pin is edge- or level-sensitive.		CACC	OKTOOL OTTO	147	uint32_t RESERVED6[12];	
	See Table 11.				148	IO uint32_t RSID;	
	500 Web Vo 11-000 24 Web 1900 Web 20 No 20 No 20	832333333	70.000.00		149	uint32_t RESERVED7[7];	
EXTPOLAR	The External Interrupt Polarity Register controls	R/W	0x00	0x400F C14C	150	IO uint32_t SCS;	
	which level or edge on each pin will cause an				151	IO uint32_t IRCTRIM;	
	interrupt. See <u>Table 12</u> .				152	IO uint32_t PCLKSEL0;	
					153	IO uint32_t PCLKSEL1;	
[1] Reset Va	lue reflects the data stored in used bits only. It does not i	nclude rese	rved bits co	ontent.	154	uint32_t RESERVED8[4];	
					155	IO uint32_t USBIntSt;	
					15€	IO uint32_t DMAREQSEL;	
					157	IO uint32 t CLKOUTCFG;	

Ipc17xx.h: accessing symbols

```
990
                                Peripheral declaration
                                   *************
     #define LPC SC
                                   ((LPC SC TypeDef
                                                          *) LPC SC BASE
     #define LPN GPIOU
                                   ((LPC GRIO TypeDef
                                                                 GPIOU BASE
     #define LP
                                                                 GPIO1 BASE
                 GPI01
                                   ((LPC G
                                           O TypeDef
     #define LPG
                 SPI02
                                                                 GPIO2 BASE
 995
                                                          *)
                                   ((LPC G
                                              TypeDef
     #define LPG
                  SOIA
                                   ((LPC GE
                                                          *)
                                                                 GPIO3 BASE
                                              CypeDef
     #define LPC
                   TO4
                                   ((LPC GF
                                                          *)
                                                                 GPIO4 BASE
                                               meDef
     #define LPC
                                                          *)
 998
                                   ((LPC WD
                                                Def
                                                                  DT BASE
 999
       Accessible
                                  Cast as a
                                                             Address of
1000
1001
       name from
                                pointer to the
                                                           every specific
1002
                                 relative type
1003
                                                           SoC resource
          C code
1004
     #define LPC UART1
                                   ((LPC UART1 TypeDef
                                                          *) LPC UART1 BASE
1005
                                                             LPC UART2 BASE
1006
     #define LPC UART2
                                   ((LPC UART TypeDef
                                                             LPC UART3 BASE
     #define LPC UART3
                                   ((LPC UART TypeDef
1007
     #define LPC PWM1
                                   ((LPC PWM TypeDef
                                                             LPC PWM1 BASE
1008
     #define LPC I2C0
                                   ((LPC I2C TypeDef
                                                             LPC I2C0 BASE
1009
                                   ((LPC I2C TypeDef
                                                             LPC I2C1 BASE
1010
     #define LPC I2C1
                                   ((LPC I2C TypeDef
1011
     #define LPC I2C2
                                                             LPC I2C2 BASE
1012
     #define LPC I2S
                                                             LPC I2S BASE
                                   ((LPC I2S TypeDef
1013
     #define LPC SPI
                                   ((LPC SPI TypeDef
                                                          *) LPC SPI BASE
1014
     #define LPC RTC
                                   ((LPC RTC TypeDef
                                                          *) LPC RTC BASE
1015
     #define LPC GPIOINT
                                   ((LPC GPIOINT TypeDef
                                                          *) LPC GPIOINT BASE
1016
     #define LPC PINCON
                                   ((LPC PINCON TypeDef
                                                          *) LPC PINCON BASE
1017 | #define LPC SSP0
                                   ((LPC SSP TypeDef
                                                          *) LPC SSP0 BASE
```

Use of definitions in lpc17xx.h

- Symbols defined in Ipc17xx.h simplify addressing peripheral registers in the project.
- Example in lib_led.c:



Files in sample project

- startup_LPC17xx.s
- system_LPC17xx.c
 - SystemInit() function called by reset_handler
- sample.c
- led group
- button group
 - lib_button.c: inizialitation of buttons and NVIC
 - IRQ_button.c: handlers for external interrupts

system libraries

- lpc17xx.h
- core_cm3.h

core_cm3.h: addressing core hardware

- 1) Constants are defined for addressing main core blocks. 常量被定义用来寻址主要核心块
- 2) A start address is defined for every core element, based on main core blocks.
 - It is the same mechanism used in Ipc17xx.h for memory mapping of board elements.

```
/* Memory mapping of Core Hardware */
                                                                /*! < System Control Space Base Address */
                                                                /*!< ITM Base Address */
                                                                  !< DWT Base Address */
1377
      #define DWT BASE
      #define TPI BASE
                                                                  !< TPI Base Address */
      #define CoreDebug BASE
                                                                /*!< Core Debug Base Address */
      #define SysTick BASE
                                                                /*!< SysTick Base Address */
                                                                /*!< NVIC Base Address */
      #define NVIC BASE
      #define SCB BASE
                                   (SCS BASE + 0x0D00UL)
                                                                /*!< System Control Block Base Address */
```

core_cm3.h: addressing registers

3) A structured list is defined for every core element, in order to access its registers.


```
337 日/**
       \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
338
339
340
     typedef struct
341 - {
                                              /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
342
         IOM uint32 t ISER[8U];
343
             uint32 t RESERVED0[24U];
                                              /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
344
        IOM uint32 t ICER[8U];
345
             uint32 t RESERVED1[24U];
346
        IOM uint32 t ISPR[8U];
                                              /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
347
             uint32 t RESERVED2[24U];
                                              /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
348
        IOM uint32 t ICPR[8U];
349
             uint32 t RESERVED3[24U];
350
         IOM uint32 t IABR[8U];
                                              /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */
351
352
                                              /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide)
         IOM uint8 t IP[240U];
353
             uint32 t RESERVED5[644U];
354
         OM uint32 t STIR;
                                              /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */
355
       NVIC Type;
356
```

NVIC registers (page 78)

Table 51. NVIC register ma	Table	51.	NVIC	register	mar
----------------------------	-------	-----	------	----------	-----

Table 51.	NVIC register map			
Name	Description	Access	Reset value	Address
ISER0 to	Interrupt Set-Enable Registers. These 2 registers allow enabling	RW	0	ISER0 - 0xE000 E100
ISER1	interrupts and reading back the interrupt enables for specific peripheral functions.			ISER1 - 0xE000 E104
ICER0 to	Interrupt Clear-Enable Registers. These 2 registers allow disabling	RW	0	ICER0 - 0xE000 E180
ICER1	interrupts and reading back the interrupt enables for specific peripheral functions.			ICER1 - 0xE000 E184
ISPR0 to	Interrupt Set-Pending Registers. These 2 registers allow changing	RW	0	ISPR0 - 0xE000 E200
ISPR1	the interrupt state to pending and reading back the interrupt pending state for specific peripheral functions.			ISPR1 - 0xE000 E204
ICPR0 to	Interrupt Clear-Pending Registers. These 2 registers allow	RW	0	ICPR0 - 0xE000 E280
ICPR1	changing the interrupt state to not pending and reading back the interrupt pending state for specific peripheral functions.			ICPR1 - 0xE000 E284
IABR0 to	Interrupt Active Bit Registers. These 2 registers allow reading the	RO	0	IABR0 - 0xE000 E300
IABR1	current interrupt active state for specific peripheral functions.		_	IABR1 - 0xE000 E304
IPR0 to	Interrupt Priority Registers. These 9 registers allow assigning a priority to each interrupt. Each register contains the 5-bit priority fields for 4 interrupts.	RW	0	IPR0 - 0xE000 E400
IPR8				IPR1 - 0xE000 E404
				IPR2 - 0xE000 E408
				IPR3 - 0xE000 E40C
				IPR4 - 0xE000 E410
				IPR5 - 0xE000 E414
				IPR6 - 0xE000 E418
				IPR7 - 0xE000 E41C
				IPR8 - 0xE000 E420
STIR	Software Trigger Interrupt Register. This register allows software to generate an interrupt.	WO	0	STIR - 0xE000 EF00

core_cm3.h: accessing symbols



Use of definitions in core_cm3.h

- Usually core registers are not directly addressed in the project.
- Symbols defined in core_cm3.h are used in this file only, for implementing functions.
- Then, functions are invoked in the project.

```
然后在项目中调用函数
1497 白/**
                Enable Interrupt
        \details Enables a device specific interrupt in the NVIC interrupt controller.
1500
                        IRQn Device specific interrupt number.
               IRQn must not be negative.
1501
        Inote
1502
1503
       STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
1504 - {
        if ((int32_t)(IRQn) >= 0)
1505
1506
         NVIC->ISER[(((uint32 t)IRQn) >> 5UL)] = (uint32 t)(1UL << (((uint32 t)IRQn) & 0x1FUL));
1507
1508
1509
```


Files in sample project


- startup_LPC17xx.s
- system_LPC17xx.c
 - SystemInit() function called by reset_handler
- sample.c
- led group
- button group
 - lib_button.c: inizialitation of buttons and NVIC
 - IRQ_button.c: handlers for external interrupts
- system libraries
 - lpc17xx.h
 - core_cm3.h


Buttons

- INTO -> p2.10
- KEY1 -> p2.11
- KEY2 -> p2.12

- released = 1
- pressed = 0







Pin selection and direction

- After discovering the interested CPU pins, you have to provide additional information to the SoC:

 在发现了相关的CPU PIN脚之后,你必须提供额外的信息到SoC:
 - the pin functionality
 - the pin direction (input or output)

pin脚的方向(输入或者输出)

P2.8/TD2/TXD2 ·	65	P2.8	485 DIR
P2.9/USB CONNECT/RXD2 P2.10/EINT0/NMI	53	P2.10	USB CONNECT SISP
P2.11/EINT1/I2STX_CLK · P2.12/FINT2/I2STX WS ·	51	P2.11 P2.12	KEY1 KEY2
P2.13/EINT3/I2STX_SDA	50	D7 13	TP_INT

Pin connect block (pag. 119)

Table 84. Pin function select register 4 (PINSEL4 - address 0x4002 C010) bit description

	The function select register 4 (1 into 224 address 6x462 6010) bit description								
PINSEL4	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value			
1:0	P2.0	GPIO Port 2.0	PWM1.1	TXD1	Reserved	00			
3:2	P2.1	GPIO Port 2.1	PWM1.2	RXD1	Reserved	00			
5:4	P2.2	GPIO Port 2.2	PWM1.3	CTS1	Reserved [2]	00			
7:6	P2.3	GPIO Port 2.3	PWM1.4	DCD1	Reserved 2	00			
9:8	P2.4	GPIO Port 2.4	PWM1.5	DSR1	Reserved [2]	00			
11:10	P2.5	GPIO Port 2.5	PWM1.6	DTR1	Reserved [2]	00			
13:12	P2.6	GPIO Port 2.6	PCAP1.0	RI1	Reserved [2]	00			
15:14	P2.7	GPIO Port 2.7	RD2	RTS1	Reserved	00			
17:16	P2.8	GPIO Port 2.8	TD2	TXD2	ENET_MDC	00			
19:18	P2.9	GPIO Port 2.9	USB_CONNECT	RXD2	ENET_MDIO	00			
21:20	P2.10	GPIO Port 2.10	EINT0	NMI	Reserved	00			
23:22	P2.11[1]	GPIO Port 2.1	EINT1	Reserved	I2STX_CLK	00			
25:24	P2.12[1]	GPIO Port 2.12	EINT2	Reserved	I2STX_WS	00			
27:26	P2.13[1]	GPIO Port 2.13	EINT3	Reserved	I2STX_SDA	00			
31:28	12	Reserved	Reserved	Reserved	Reserved	0			

External interrupt inputs (page 26)

Table 9. E	xternal Interrupt registers			
Name	Description	Access	Reset value[1]	Address
EXTINT	The External Interrupt Flag Register contains interrupt flags for EINT0, EINT1, EINT2 and EINT3. See <u>Table 10</u> .	R/W	0x00	0x400F C140
EXTMODE	The External Interrupt Mode Register controls whether each pin is edge- or level-sensitive. See Table 11.	R/W	0x00	0x400F C148
EXTPOLAR	The External Interrupt Polarity Register controls which level or edge on each pin will cause an interrupt. See <u>Table 12</u> .	R/W	0x00	0x400F C14C

Table 11. External Interrupt Mode register (EXTMODE - address 0x400F C148) bit description

Bit	Symbol		Description	Reset value
0	EXTMODE0	0	Level-sensitivity is selected for EINTO.	0
		1	EINT0 is edge sensitive.	

Table 12. External Interrupt Polarity register (EXTPOLAR - address 0x400F C14C) bit description

Bit	Symbol	Value	Description	Reset value
0	EXTPOLAR0	0	EINT0 is low-active or falling-edge sensitive (depending on EXTMODE0).	0
		1	EINT0 is high-active or rising-edge sensitive (depending on EXTMODE0).	

Direction and EXTINT configuration

```
EXTINT functionality and direction
                               input
                                        EXTINT功能性和方向输入
     * @bri
  -void BUTTON init(void) {
                            |= (1 << 20);
     LPC PINCON->PINSEL4
11
                            &= ~(1 << 10):
      LPC GPIO2->FIODIR
12
13
     LPC PINCON->PINSEL4 |= (1 << 22);
14
     LPC GPIO2->FIODIR
                            &= ~ (1 << 11);
15
16
     LPC PINCON->PINSEL4 |= (1 << 24);
     LPC GPIO2->FIODIR &= \sim (1 << 12);
18
19
     LPC SC->EXTMODE = 0x7;
20
21
      NVIC EnableIRQ(EINT2 IRQn);
     NVIC EnableIRQ(EINT1 IRQn);
22
      NVIC EnableIRQ(EINTO IRQn);
23
24
```

PinSel setup

```
* @brief Function that initializes Button
  -void BUTTON init (void) {
10
    LPC PINCON->PINSEL4 |= (1 << 20);
11
     LPC GPIO2->FIODIR &= \sim (1 << 10);
12
13
     LPC PI
                EXTINT pins mode: edge sensitive
14
     LPC GP:
15
     LPC PINCON->PIN
                                (1 << 24);
16
                             &= ~(1 << 12);
      LPC GPIO2->FIODI
18
      LPC SC->EXTMODE = 0x7;
19
20
21
      NVIC EnableIRQ(EINT2 IRQn);
     NVIC EnableIRQ(EINT1 IRQn);
22
      NVIC EnableIRQ(EINTO IRQn);
23
24
```

lib_button.c - setup PinSel, direction and ExtINT config

```
* @brief Function that initializes Button
 8 - void BUTTON init (void) {
    LPC PINCON->PINSEL4 |= (1 << 20);
10
     LPC GPIO2->FIODIR &= \sim (1 << 10);
11
12
13
     LPC PINCON->PINSEL4 |= (1 << 22);
14
        Nested Vectored Interrupt Controller (NVIC)
15
16
           selective enable of external interrupts
17
18
      LPC SC->EX
19
                        0x7:
20
                                 外部中断选择启动
21
      WVIC EnableIRQ(EINT2 IRQn);
      NVIC EnableIRQ(EINT1 IRQn);
22
23
     NVIC EnableIRQ(EINTO IROn)
24
```


Files in sample project

- startup_LPC17xx.s
- system_LPC17xx.c
 - SystemInit() function called by reset_handler
- sample.c
- led group
- button group
 - lib button.c: inizialitation of buttons and NVIC
 - IRQ_button.c: handlers for external interrupts
- system libraries
 - lpc17xx.h
 - core_cm3.h


Interruption handler and IVT

```
void EINTO IRQHandler (void)
 7 - {
       LED On (0);
 8
 9
       LPC SC->EXTINT |= (1 << 0); /* clear pending interrupt
10
52
                          RESET, DATA, READONLY
                  EXPORT Vectors
54
                                                ; Top of Stack
    Vectors
                          initial sp
                         Reset Handler
56
                                                ; Reset Handler
                          NMI Handler
57
                                                : NMI Handler
58
                  DCD
                          HardFault Handler
                                                 : Hard Fault Handler
59
                         MemManage Handler
                                                 ; MPU Fault Handler
                  DCD
                          BusFault Handler
                                                 ; Bus Fault Handler
60
                          UsageFault Handler
61
                  DCD
                                                 ; Usage Fault Handler
                                   EINTO IRQHandler
                                                                ; 34: External Interrupt 0
63
                                    EINT1 IRQHandler
     92
                                                                ; 35: External Interrupt 1
64
65
     93
                                    EINT2 IRQHandler
                                                                ; 36: External Interrupt 2
66
                                    EINT3 IRQHandler
                                                                ; 37: External Interrupt 3
67
                  DCD
                                                  : Reserved
69
                          PendSV Handler
                                                 : PendSV Handler
70
                          SysTick Handler
                                                 ; SysTick Handler
71
                  ; External Interrupts
73
                          WDT IRQHandler
                                                ; 16: Watchdog Timer
                         TIMERO IRQHandler
                                               ; 17: Timer0
                         TIMER1 IRQHandler
75
                                                ; 18: Timer1
```


Triggering an external interruption



GPIO mask



Triggering an external interruption



Peripheral priorities

外围设备优先级


- In some cases, priorities assigned to peripherals can change over time.
 - The interrupt controller manages the priorities.

Simultaneous requests

同时中断请求,最高优先级的设备必须首先被服务


- With simultaneous interrupt requests, the highest priority device must be served first.
- In case of multiple interrupt lines, the processor solves the problem. 在多中断线程中, processor解决这个问题
- In case of polling, the peripherals are served in the same order as they are polled. 对于缓冲池,根据入池的顺序被服务
- In case of vectorized interrupt, the Interrupt Controller decides which is the first peripheral to be served, and provides the CPU with its ID code.

Experimenting priority




Boot

```
8 - void BUTTON init (void) {
 9
      LPC PINCON->PINSEL4
                              |= (1 << 20);
10
11
      LPC GPIO2->FIODIR
                              &= ~(1 << 10);
12
13
      LPC PINCON->PINSEL4
                              |= (1 << 22);
      LPC GPIO2->FIODIR
                              &= ~(1 << 11);
14
15
      LPC PINCON->PINSEL4
                              |= (1 << 24);
16
17
      LPC GPIO2->FIODIR
                              &= ~(1 << 12);
18
19
      LPC SC->EXTMODE = 0x7;
20
21
      NVIC EnableIRQ(EINT2 IRQn);
      NVIC SetPriority (EINT2 IRQn, 1);
22
      NVIC EnableIRQ (EINT1 IRQn);
23
      NVIC SetPriority (EINT1 IRQn, 2);
24
      NVIC EnableIRQ(EINTO IRQn);
25
      NVIC SetPriority (EINTO IRQn, 3);
26
27
28
```




Runtime: case 1

- 1. The EINT2 interrupt is taken and being served.
- 2. The EINT1 interrupt (with lower priority) is taken.
- 3.EINT1 is pending and will be served only when EINT2 is fully handled.



Runtime: case 2

- 1. The EINT1 interrupt is taken and being served.
- 2. The EINT2 interrupt (with higher priority) is taken.
- 3.EINT1 is suspended and completed only when EINT2 is handled.



Button bouncing

