Computer Architectures -- example

Question 1

Considering the MIPS64 architecture presented in the following:

- Integer ALU: 1 clock cycle
- Data memory: 1 clock cycle
- FP multiplier unit: pipelined 8 stages
- FP arithmetic unit: pipelined 2 stages
- FP divider unit: not pipelined unit that requires 8 clock cycles
- branch delay slot: 1 clock cycle, and the branch delay slot is not enable
- forwarding is enabled
- it is possible to complete instruction EXE stage in an out-of-order fashion.

, ****	*******	** WinMIPS64 *****	**********
; for (i	= 0; i < 100; i++)		
;	v7[i] = (v1	[i]+v2[i])/v3[i] + (v4[i]*v5[i])/v6[i];
;}			T
;		Commenti	Colpi di clock
	.data		
	ouble "100 valori"		
V2: .d	ouble "100 valori"		
	ouble "100 valori"		
V7: .d	ouble "100 zeri"		
	.text		
main:	, ,	r1 <= puntatore	
	daddui r2,r0,100	r2 <= 100	
loop:	l.d f1,v1(r1)	f1 <= v1[i]	
	1.d f2,v2(r1)	$f2 \ll v2[i]$	
	add.d f7,f1,f2	$f7 \le v1[i] + v2[i]$	
	l.d f3,v3(r1)	$f3 \ll v3[i]$	
	div.d f8,f7,f3	$f8 \le (v1[i]+v2[i])/v3[i]$	
	l.d f4,v4(r1)	f4 <= v4[i]	
	l.d f5,v5(r1)	f5 <= v5[i]	
	mul.d f9,f4,f5	f9 <= v4[i]*v5[i]	
	l.d f6,v6(r1)	f6 <= v6[i]	
	div.d f10,f9,f6	f10 <= (v4[i]*v5[i])/v6[i]	
	add.d f11,f8,f10	f11 <= f8+f10	
	s.d f11,v7(r1)		
	daddui r1,r1,8	$r1 \le r1 + 8$	
	daddi r2,r2,-1	r2 <= r2 - 1	
	bnez r2,loop		
	Halt		
	Total		

Computer Architectures -- example

Question 2

Considering the same loop-based program, and assuming the following processor architecture for a superscalar MIPS64 processor implemented with multiple-issue and speculation:

- issue 2 instructions per clock cycle
- jump instructions require 1 issue
- handle 2 instructions commit per clock cycle
- timing facts for the following separate functional units:
 - i. 1 Memory address 1 clock cycle
 - ii. 1 Integer ALU 1 clock cycle
 - iii. 1 Jump unit 1 clock cycle
 - iv. 1 FP multiplier unit, which is pipelined: 8 stages
 - v. 1 FP divider unit, which is not pipelined: 8 clock cycles
 - vi. 1 FP Arithmetic unit, which is pipelined: 2 stages
- Branch prediction is always correct
- There are no cache misses
- There are 2 CDB (Common Data Bus).
- o Complete the table reported below showing the processor behavior for the 2 initial iterations.

С

# iteration		Issue	EXE	MEM	CDB x2	COMMIT x2
1	1.d f1,v1(r1)	13300	LAL	IVILIVI	CDD XZ	COMMINITAL
1	1.d f1,v1(11) 1.d f2,v2(r1)					
1	add.d f7,f1,f2					
1	1.d f3,v3(r1)					
1						
1	div.d f8,f7,f3					
1	1.d f4,v4(r1)					
1	1.d f5,v5(r1)					
1	mul.d f9,f4,f5					
1	1.d f6,v6(r1)					
1	div.d f10,f9,f6					
1	add.d f11,f8,f10					
1	s.d f11,v7(r1)					
1	daddui r1,r1,8					
1	daddi r2,r2,-1					
1	bnez r2,loop					
2	l.d f1,v1(r1)					
2	1.d f2,v2(r1)					
2	add.d f7,f1,f2					
2	l.d f3,v3(r1)					
2	div.d f8,f7,f3					
2 2	1.d f4,v4(r1)					
2	l.d f5,v5(r1)					
2	mul.d f9,f4,f5					
2	1.d f6,v6(r1)					
2 2	div.d f10,f9,f6					
2	add.d f11,f8,f10					
2	s.d f11,v7(r1)					
2	daddui r1,r1,8					
2	daddi r2,r2,-1					
2	bnez r2,loop					