

Name, Matricola

Considering the MIPS64 architecture presented in the following:

- ```
; ***** MIPS64 *****
; for (i = 0; i < 100; i++) {
; v5[i] = (v1[i]/v2[i]) * (v3[i]/v4[i]);
; }
```

.text

total

3

## 4 July 2011 -- Computer Architectures -- part 2/2

Name, Matricola .....

### Question 2

Considering the same loop-based program, and assuming the following processor architecture for a superscalar MIPS64 processor implemented with multiple-issue and speculation:

- issue 2 instructions per clock cycle
- jump instructions require 1 issue
- handle 2 instructions commit per clock cycle
- timing facts for the following separate functional units:
  - i. 1 Memory address 1 clock cycle
  - ii. 1 Integer ALU 1 clock cycle
  - iii. 1 Jump unit 1 clock cycle
  - iv. 1 FP multiplier unit, which is pipelined: 8 stages
  - v. 1 FP divider unit, which is not pipelined: 8 clock cycles
  - vi. 1 FP Arithmetic unit, which is pipelined: 2 stages
- Branch prediction is always correct
- There are no cache misses
- There are 2 CDB (Common Data Bus).

- Complete the table reported below showing the processor behavior for the 2 initial iterations.

| # iteration |                | Issue | EXE | MEM | CDB x2 | COMMIT x2 |
|-------------|----------------|-------|-----|-----|--------|-----------|
| 1           | l.d f1,v1(r1)  |       |     |     |        |           |
| 1           | l.d f2,v2(r1)  |       |     |     |        |           |
| 1           | l.d f3,v3(r1)  |       |     |     |        |           |
| 1           | l.d f4,v4(r1)  |       |     |     |        |           |
| 1           | div.d f6,f3,f4 |       |     |     |        |           |
| 1           | div.d f7,f1,f2 |       |     |     |        |           |
| 1           | mul.d f5,f6,f7 |       |     |     |        |           |
| 1           | s.d f5,v5(r1)  |       |     |     |        |           |
| 1           | daddui r1,r1,8 |       |     |     |        |           |
| 1           | daddi r2,r2,-1 |       |     |     |        |           |
| 1           | bnez r2,loop   |       |     |     |        |           |
| 2           | l.d f1,v1(r1)  |       |     |     |        |           |
| 2           | l.d f2,v2(r1)  |       |     |     |        |           |
| 2           | l.d f3,v3(r1)  |       |     |     |        |           |
| 2           | l.d f4,v4(r1)  |       |     |     |        |           |
| 2           | div.d f6,f3,f4 |       |     |     |        |           |
| 2           | div.d f7,f1,f2 |       |     |     |        |           |
| 2           | mul.d f5,f6,f7 |       |     |     |        |           |
| 2           | s.d f5,v5(r1)  |       |     |     |        |           |
| 2           | daddui r1,r1,8 |       |     |     |        |           |
| 2           | daddi r2,r2,-1 |       |     |     |        |           |
| 2           | bnez r2,loop   |       |     |     |        |           |