```
main:
                      FDEMW 5
daddui r1,r0,0
daddui r2,r0,100
                        FDEMW 1
loop:
l.d f1,v1(r1)
                          FDEMW 1
l.d f2,v2(r1)
                          FDEMW 1
add.d f7,f1,f2
                           FDSaaMW 3
                            FSDEsMW 1
l.d f3,v3(r1)
div.d f8, f7, f3
                              FDSSdddddddddMW 9
l.d f4,v4(r1)
                               FSSEMW 0
l.d f5,v5(r1)
                                   FDEMW 0
mul.d f9,f4,f5
                                    FDSmmmmmmmMW 4
l.d f6,v6(r1)
                                     FSDEMW 0
                                       FDSSSSSSdddddddddMW 8
div.d f10,f9,f6
add.d f11,f8,f10
                                        FSSSSSDSSSSSSSaaMW 2
s.d f11,v7(r1)
                                               FSSSSSSSDSEMW 1
                                                       FSDEMW 1
daddui r1,r1,8
                                                         FDEMW 1
daddi r2,r2,-1
                                                          FSDEMW 2
bnez r2,loop
Halt
                                                            Fxxxx 1
5 + 1 + (1+1+3+1+9+4+8+2+1+1+1+2+1) * 100 = 3506
```

Computer Architectures -- example

Question 2

Considering the same loop-based program, and assuming the following processor architecture for a superscalar MIPS64 processor implemented with multiple-issue and speculation:

- issue 2 instructions per clock cycle
- jump instructions require 1 issue
- handle 2 instructions commit per clock cycle
- timing facts for the following separate functional units:
 - i. 1 Memory address 1 clock cycle
 - ii. 1 Integer ALU 1 clock cycle
 - iii. 1 Jump unit 1 clock cycle
 - iv. 1 FP multiplier unit, which is pipelined: 8 stages
 - v. 1 FP divider unit, which is not pipelined: 8 clock cycles
 - vi. 1 FP Arithmetic unit, which is pipelined: 2 stages
- Branch prediction is always correct
- There are no cache misses
- There are 2 CDB (Common Data Bus).
- o Complete the table reported below showing the processor behavior for the 2 initial iterations.

0

0		_				
# iteration		Issue	EXE	MEM	CDB x2	COMMIT x2
1	1.d f1,v1(r1)	1	24	3	4	5
1	1.d f2,v2(r1)	1	311	4	- 5	6
1	add.d f7,f1,f2	λ (6A ←		-8>	9
1	1.d f3,v3(r1)	l	LM	5	6	9
1	div.d f8,f7,f3	3	90 <		- 17 h	18 18
1	1.d f4,v4(r1)	3	5M	6 /	1 7 X	18
1	1.d f5,v5(r1)	5	6M	7	- 8/)	19
1	mul.d f9,f4,f5	Ι,	9x ←		一 1 ³ /	19
1	1.d f6,v6(r1)	5	μĘ	8	9\	20
1	div.d f10,f9,f6	5	180) <		- 26 \	27
1	add.d f11,f8,f10	6	/ Z+A ←		29	30
1	s.d f11,v7(r1)	6	8 m		7	30
1	daddui r1,r1,8	7	81		9	31
1	daddi r2,r2,-1	7	91		- 10	31
1	bnez r2,loop	8	111			32
2	1.d f1,v1(r1)	9	10H	11	12	3 <u>7</u> 33
2	1.d f2,v2(r1)	9	11M	12	- 13	33
2	add.d f7,f1,f2	10	14A <		—16	33
2	1.d f3,v3(r1)	1,0	12M	13	14 /	33 36
2	div.d f8,f7,f3	11	(17D) <			
2	1.d f4,v4(r1)	11	7			
2	1.d f5,v5(r1)	1 ₇ 1 ₂				
2	mul.d f9,f4,f5			ASS		
2	1.d f6,v6(r1)	13		FUCIALI	lle.	
2	div.d f10,f9,f6	13		10000	-	
2	add.d f11,f8,f10	14				
2	s.d f11,v7(r1)	24				
2	daddui r1,r1,8	15				
2	daddi r2,r2,-1	15				
2	bnez r2,loop	16				

Computer Architectures -- example

Question 2

Considering the same loop-based program, and assuming the following processor architecture for a superscalar MIPS64 processor implemented with multiple-issue and speculation:

- issue 2 instructions per clock cycle
- jump instructions require 1 issue
- handle 2 instructions commit per clock cycle
- timing facts for the following separate functional units:
 - i. 1 Memory address 1 clock cycle
 - ii. 1 Integer ALU 1 clock cycle iii. 1 Jump unit 1 clock cycle

 - iv. 1 FP multiplier unit, which is pipelined: 8 stages
 - v. 1 FP divider unit, which is not pipelined: 8 clock cycles
 - vi. 1 FP Arithmetic unit, which is pipelined: 2 stages
- Branch prediction is always correct
- There are no cache misses
- There are 2 CDB (Common Data Bus).
- Complete the table reported below showing the processor behavior for the 2 initial iterations.

1 1 1 1 1 1 1 1 1	1.d f1,v1(r1) 1.d f2,v2(r1) add.d f7,f1,f2 1.d f3,v3(r1) div.d f8,f7,f3 1.d f4,v4(r1) 1.d f5,v5(r1) mul.d f9,f4,f5	1 1 2 1 3 3 3	2M 3n 6A ← 4n 9D ←	5	5 -8 -17	5 6 9
1 1 1 1 1 1 1	add.d f7,f1,f2 l.d f3,v3(r1) div.d f8,f7,f3 l.d f4,v4(r1) l.d f5,v5(r1)		6A ← 4n 9D ←	5		9
1 1 1 1 1 1	l.d f3,v3(r1) div.d f8,f7,f3 l.d f4,v4(r1) l.d f5,v5(r1)	3	4n 90 ←	5		9
1 1 1 1 1	div.d f8,f7,f3 l.d f4,v4(r1) l.d f5,v5(r1)	3	90 ←	5	-171	
1 1 1 1 1	1.d f4,v4(r1) 1.d f5,v5(r1)	3			~17+	4.0
1 1 1 1	1.d f5,v5(r1)	3	EM		V ^' 11 \	18
1 1 1			1 316	6 /	7 / (+	18
1	mul.d f9,f4,f5	١ ١	6M	7	- 8/1	19
1		4	9x €		-17/	19
	l.d f6,v6(r1)	5	ηf	8 /	9、\	20
-	div.d f10,f9,f6	5	~ 25D E		-33 \ \	34
1	add.d f11,f8,f10	6 /	7134A <		36) \	37
1	s.d f11,v7(r1)	6/	/ 84			37
1	daddui r1,r1,8	3/	81		9-1/	38
1	daddi r2,r2,-1	7	91		- 10 V	38
1	bnez r2,loop	8	111		1	39
2	l.d f1,v1(r1)	911	1011	11	12 /	39
2	l.d f2,v2(r1)	9	11M	12	-13/	Lo
2	add.d f7,f1,f2	15	14A C		—16X	40
2	l.d f3,v3(r1)	1,0	1211	13	26	41
2	div.d f8,f7,f3	11	`170 ←		251	41
2	l.d f4,v4(r1)	111	13n	14,	15 / /	42
2	l.d f5,v5(r1)	12	14n	15	-16/	ίī
2	mul.d f9,f4,f5	12	17X ←		- 25//	43
2	l.d f6,v6(r1)	13 (/15m	16	18.	43
2	div.d f10,f9,f6	1)	X→330 ←		-41\	LL
2	add.d f11,f8,f10	14	LZA <		45	4 <u>4</u> 45
2	s.d f11,v7(r1)	14	>16M		·/\/	45
2	daddui r1,r1,8	15	161		18'4	ζģ
2	daddi r2,r2,-1	15	(171)		-196	ζ6
2	bnez r2,loop	16	20←		•	47