

Examples about Tomasulo's architecture



E. Sanchez, M. Sonza Reorda

Politecnico di Torino


Dipartimento di Automatica e Informatica (DAUIN)

Torino - Italy

This work is licensed under the Creative Commons (CC BY-SA) License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/3.0/>



Tomasulo Organization



Reservation Station fields

- Op** Operation to be performed by the unit (e.g., + or —)
- Qj, Qk** Reservation stations producing the source registers
- Vj, Vk** Value of source operands
- Rj, Rk** Flags indicating whether Vj, Vk are ready
- Busy** Indicates reservation station and FU is busy

Register file additional field

- Register result status** Indicates which functional unit will write each register, if any. Blank when no pending instructions are going to write into the register.

Three Stages of Tomasulo Algorithm

1. **Issue** get instruction from FP Op Queue

If reservation station free, the scoreboard issues instr & sends operands (renames registers).

2. **Execution** operate on operands (EX)

When both operands ready then execute;
if not ready, watch CDB for result

3. **Write result** finish execution (WB)

Write on Common Data Bus to all awaiting units;
mark reservation station available.

Tomasulo Example #1

1	L.D	F6, 34(R2)
2	L.D	F2, 45(R3)
3	MUL.D	F0, F2, F4
4	SUB.D	F8, F2, F6
5	DIV.D	F10, F0, F6
6	ADD.D	F6, F8, F2

Assumptions:

- Add takes 2 clock cycles, Multiply 10, Divide 40
- Loads requires 2 ccs

Tomasulo Example Cycle 0

Instruction status				Issue	Execution complete	Write Result	Load1	Load2	Load3	Busy	Address
Instruction	<i>j</i>	<i>k</i>									
LD F6	34+	R2								No	
LD F2	45+	R3								No	
MULT F0	F2	F4								No	
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									

Reservation Stations			<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>
Time	Name	Busy Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	Add1	No				
0	Add2	No				
	Add3	No				
0	Mult1	No				
0	Mult2	No				

Register result status		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>
Clock								
0	FU							

Tomasulo Example Cycle 1

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result
LD	F6	34+	R2	1	
LD	F2	45+	R3		
MULT	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

Load1

Load2

Load3

Busy	Address
Yes	34+R2
No	
No	

Reservation Stations

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS for j</i> <i>Qj</i>	<i>RS for k</i> <i>Qk</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	No					
0	Mult2	No					

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1	FU			Load1					

Tomasulo Example Cycle 2

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1			Load1	Yes	34+R2
LD F2	45+	R3	2			Load2	Yes	45+R3
MULT F0	F2	F4				Load3	No	
SUBD F8	F6	F2						
DIVD F10	F0	F6						
ADDD F6	F8	F2						

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	No					
0	Mult2	No					

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
2	FU		Load2		Load1					

Tomasulo Example Cycle 3

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3		Load1	Yes	34+R2
LD F2	45+	R3	2			Load2	Yes	45+R3
MULT F0	F2	F4	3			Load3	No	
SUBD F8	F6	F2						
DIVD F10	F0	F6						
ADDD F6	F8	F2						

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD		R(F4)	Load2	
0	Mult2	No					

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU	Mult1	Load2		Load1					

Tomasulo Example Cycle 4

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4	Load1	No	
LD F2	45+	R3	2			Load2	Yes	45+R3
MULT F0	F2	F4	3			Load3	No	
SUBD F8	F6	F2	4					
DIVD F10	F0	F6						
ADDD F6	F8	F2						

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	Yes	SUBD	M(34+R2)			Load2
0	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD		R(F4)	Load2	
0	Mult2	No					

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU	Mult1	Load2		M(34+R2)	Add1				

Tomasulo Example Cycle 5

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4	Load1	No	
LD F2	45+	R3	2	5		Load2	Yes	45+R3
MULT F0	F2	F4	3			Load3	No	
SUBD F8	F6	F2	4					
DIVD F10	F0	F6	5					
ADDD F6	F8	F2						

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	Yes	SUBD	M(34+R2)			Load2
0	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD		R(F4)	Load2	
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Mult1	Load2		M(34+R2)	Add1	Mult2			

Tomasulo Example Cycle 6

Instruction status				Execution	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result	Busy	Address
LD F6	34+	R2	1	3	4	Load1	No
LD F2	45+	R3	2	5	6	Load2	No
MULT F0	F2	F4	3			Load3	No
SUBD F8	F6	F2	4				
DIVD F10	F0	F6	5				
ADDD F6	F8	F2	6				

Reservation Stations			S1	S2	RS for <i>j</i>	RS for <i>k</i>
Time	Name	Busy	Op	<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>
2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)	
0	Add2	Yes	ADDD		M(45+R3)	Add1
	Add3	No				
10	Mult1	Yes	MULTD	M(45+R3)	R(F4)	
0	Mult2	Yes	DIVD		M(34+R2)	Mult1

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
6	FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

Tomasulo Example Cycle 7

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6		No	
MULT F0	F2	F4	3				No	
SUBD F8	F6	F2	4					
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6					

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)		
0	Add2	Yes	ADDD		M(45+R3)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(45+R3)	R(F4)		
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

Tomasulo Example Cycle 8

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3			Load2	No	
SUBD F8	F6	F2	4	8		Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6					

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)		
0	Add2	Yes	ADDD		M(45+R3)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(45+R3)	R(F4)		
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

Tomasulo Example Cycle 9

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3			Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6					

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	Yes	ADDD	M()–M()	M(45+R3)		
	Add3	No					
7	Mult1	Yes	MULTD	M(45+R3)	R(F4)		
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	Mult1	M(45+R3)		Add2	M()–M()	Mult2			

Tomasulo Example Cycle 10

Instruction status				Execution		Write		
Instruction		<i>j</i>	<i>k</i>	Issue	complete	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	5	6	Load2	No
MULT	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	8	9		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>
Time	Name	Busy	Op	<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>	<i>Q_k</i>
0	Add1	No					
2	Add2	Yes	ADDD	M()–M()	M(45+R3)		
	Add3	No					
6	Mult1	Yes	MULTD	M(45+R3)	R(F4)		
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status		F0	F2	F4	F6	F8	F10	F12	...
Clock									
10	FU	Mult1	M(45+R3)		Add2	M()–M()	Mult2		

Tomasulo Example Cycle 11

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3			Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6					

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
1	Add2	Yes	ADDD	M()-M()	M(45+R3)		
	Add3	No					
5	Mult1	Yes	MULTD	M(45+R3)	R(F4)		
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			

Tomasulo Example Cycle 13

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3			Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6	12	13			

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
3	Mult1	Yes	MULTD	M(45+R3)	R(F4)		
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
13	FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 14

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3			Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6	12	13			

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
2	Mult1	Yes	MULTD	M(45+R3)	R(F4)		
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
14	FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 15

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3			Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6	12	13			

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
1	Mult1	Yes	MULTD	M(45+R3)	R(F4)		
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 16

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3	16		Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6	12	13			

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(45+R3)	R(F4)		
0	Mult2	Yes	DIVD		M(34+R2)	Mult1	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
16	FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 17

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3	16	17	Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6	12	13			

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	No					
0	Mult2	Yes	DIVD	M*F4		M(34+R2)	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
17	FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 18

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3	16	17	Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6	12	13			

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	No					
40	Mult2	Yes	DIVD	M*F4		M(34+R2)	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
18	FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 57

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3	16	17	Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5					
ADDD F6	F8	F2	6	12	13			

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	No					
1	Mult2	Yes	DIVD	M*F4		M(34+R2)	

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
57	FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 58

Instruction status				Execution	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	complete	Result	Busy	Address
LD F6	34+	R2	1	3	4	Load1	No
LD F2	45+	R3	2	5	6	Load2	No
MULT F0	F2	F4	3	16	17	Load3	No
SUBD F8	F6	F2	4	8	9		
DIVD F10	F0	F6	5	58			
ADDD F6	F8	F2	6	12	13		

Reservation Stations			S1	S2	RS for <i>j</i>	RS for <i>k</i>
Time	Name	Busy Op	<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>	<i>Q_k</i>
0	Add1	No				
0	Add2	No				
	Add3	No				
0	Mult1	No				
0	Mult2	Yes	DIVD	M*F4		M(34+R2)

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock										
58	FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Tomasulo Example Cycle 59

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Execution complete	Write Result		Busy	Address
LD F6	34+	R2	1	3	4		No	
LD F2	45+	R3	2	5	6	Load1	No	
MULT F0	F2	F4	3	16	17	Load2	No	
SUBD F8	F6	F2	4	8	9	Load3	No	
DIVD F10	F0	F6	5	58	59			
ADDD F6	F8	F2	6	12	13			

Reservation Stations

Time	Name	Busy	Op	S1 <i>V_j</i>	S2 <i>V_k</i>	RS for <i>j</i> <i>Q_j</i>	RS for <i>k</i> <i>Q_k</i>
0	Add1	No					
0	Add2	No					
	Add3	No					
0	Mult1	No					
0	Mult2	No					

Register result status

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
59	FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	M*F4/M			

Tomasulo Loop Example

Loop:	LD	F0	0	R1
	MULTD	F4	F0	F2
	SD	F4	0	R1
	SUBI	R1	R1	#8
	BNEZ		R1	Loop

Assumptions:

- Multiply takes 4 ccs
- Load cache misses require 8 ccs, hits 1 cc

Loop Example Cycle 0

Instruction status				Execution Write				
Instruction	j	k	iteration	Issue	complete	Result	Busy	Address
LD F0	0	R1	1			Load1	No	Qi
MULT F4	F0	F2	1			Load2	No	
SD F4	0	R1	1			Load3	No	
LD F0	0	R1	2			Store1	No	
MULT F4	F0	F2	2			Store2	No	
SD F4	0	R1	2			Store3	No	

Reservation Stations				$S1$	$S2$	$RS\ for\ j$		$RS\ for\ k$	
Time	Name	Busy	Op	V_j	V_k	Q_j	Q_k		Code:
0	Add1	No							LD F0 0 R1
0	Add2	No							MULT F4 F0 F2
0	Add3	No							SD F4 0 R1
0	Mult1	No							SUBI R1 R1 #8
0	Mult2	No							BNEZ R1 Loop

Register result status			
Clock	R1	F0	F2 F4 F6 F8 F10 F12... F30
0	80	Qi	

Loop Example Cycle 1

Instruction status				Execution Write			Busy	Address					
Instruction	<i>j</i>	<i>k</i>	<i>iteration</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>							
LD F0		0 R1	1	1		Load1	Yes	80					
MULT F4		F0 F2	1			Load2	No						
SD F4		0 R1	1			Load3	No	Qi					
LD F0		0 R1	2			Store1	No						
MULT F4		F0 F2	2			Store2	No						
SD F4		0 R1	2			Store3	No						
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>	Code:					
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>						
0	Add1	No						LD F0 0 R1					
0	Add2	No						MULT F4 F0 F2					
0	Add3	No						SD F4 0 R1					
0	Mult1	No						SUBI R1 R1 #8					
0	Mult2	No						BNEZ R1 Loop					
Register result status													
Clock	R1			<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12...</i>	<i>F30</i>		
1	80	Qi		Load1									

Loop Example Cycle 2

Instruction status				Execution Write			Busy	Address
Instruction	<i>j</i>	<i>k</i>	iteration	Issue	complete	Result		
LD F0		0 R1	1	1		Load1	Yes	80
MULT F4		F0 F2	1	2		Load2	No	
SD F4		0 R1	1			Load3	No	Qi
LD F0		0 R1	2			Store1	No	
MULT F4		F0 F2	2			Store2	No	
SD F4		0 R1	2			Store3	No	

Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>	Code:
Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	
0	Add1	No						LD F0 0 R1
0	Add2	No						MULT F4 F0 F2
0	Add3	No						SD F4 0 R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R1 R1 #8
0	Mult2	No						BNEZ R1 Loop

Register result status				F0	F2	F4	F6	F8	F10	F12...	F30
Clock	R1										
2	80	Qi		Load1		Mult1					

Loop Example Cycle 3

Instruction status				Execution Write				
Instruction	<i>j</i>	<i>k</i>	<i>iteration</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>	Busy	Address
LD F0	0	R1	1	1		Load1	Yes	80
MULT F4	F0	F2	1	2		Load2	No	
SD F4	0	R1	1	3		Load3	No	Qi
LD F0	0	R1	2			Store1	Yes	80
MULT F4	F0	F2	2			Store2	No	
SD F4	0	R1	2			Store3	No	
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>
0	Add1	No						LD F0 0 R1
0	Add2	No						MULT F4 F0 F2
0	Add3	No						SD F4 0 R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R1 R1 #8
0	Mult2	No						BNEZ R1 Loop
Register result status								
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10 F12 ... F30</i>
3	80	Qi	Load1		Mult1			

Loop Example Cycle 4

Instruction status				Execution Write				
Instruction	<i>j</i>	<i>k</i>	iteration	Issue	complete	Result	Busy	Address
LD F0		0 R1	1	1		Load1	Yes	80
MULT F4		F0 F2	1	2		Load2	No	
SD F4		0 R1	1	3		Load3	No	Qi
LD F0		0 R1	2			Store1	Yes	80
MULT F4		F0 F2	2			Store2	No	
SD F4		0 R1	2			Store3	No	

Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>	Code:
Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	
0	Add1	No						LD F0 0 R1
0	Add2	No						MULT F4 F0 F2
0	Add3	No						SD F4 0 R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R1 R1 #8
0	Mult2	No						BNEZ R1 Loop

Register result status				F0	F2	F4	F6	F8	F10	F12...	F30
Clock	R1										
4	72	Qi		Load1		Mult1					

Loop Example Cycle 5

Instruction status				Execution Write									
Instruction	<i>j</i>	<i>k</i>	<i>iteration</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>	Busy	Address					
LD F0		0 R1	1	1		Load1	Yes	80					
MULT F4		F0 F2	1	2		Load2	No						
SD F4		0 R1	1	3		Load3	No	Qi					
LD F0		0 R1	2			Store1	Yes	80					
MULT F4		F0 F2	2			Store2	No						
SD F4		0 R1	2			Store3	No						
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>						
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>					
0	Add1	No						LD F0 0 R1					
0	Add2	No						MULT F4 F0 F2					
0	Add3	No						SD F4 0 R1					
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R1 R1 #8					
0	Mult2	No						BNEZ R1 Loop					
Register result status													
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12...</i>	<i>F30</i>			
5	72	Qi	Load1		Mult1								

Loop Example Cycle 6

Instruction status				Execution Write					
Instruction	j	k	iteration	Issue	complete	Result	Busy	Address	
LD F0	0	R1	1	1		Load1	Yes	80	
MULT F4	F0	F2	1	2		Load2	Yes	72	
SD F4	0	R1	1	3		Load3	No	Qi	
LD F0	0	R1	2	6		Store1	Yes	80	
MULT F4	F0	F2	2			Store2	No		
SD F4	0	R1	2			Store3	No		
Reservation Stations				$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$		
Time	Name	Busy	Op	V_j	V_k	Q_j	Q_k	Code:	
0	Add1	No						LD F0 0 R1	
0	Add2	No						MULT F4 F0 F2	
0	Add3	No						SD F4 0 R1	
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R1 R1 #8	
0	Mult2	No						BNEZ R1 Loop	
Register result status									
Clock	R1	F0	F2	F4	F6	F8	F10	F12... F30	
6	72	Qi	Load1	Mult1					

Loop Example Cycle 7

Instruction status				Execution Write				
Instruction	<i>j</i>	<i>k</i>	<i>iteration</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>	Busy	Address
LD F0		0 R1	1	1		Load1	Yes	80
MULT F4		F0 F2	1	2		Load2	Yes	72
SD F4		0 R1	1	3		Load3	No	Qi
LD F0		0 R1	2	6		Store1	Yes	80
MULT F4		F0 F2	2	7		Store2	No	
SD F4		0 R1	2			Store3	No	

Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>	Code:
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	
0	Add1	No						LD F0 0 R1
0	Add2	No						MULT F4 F0 F2
0	Add3	No						SD F4 0 R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R1 R1 #8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ R1 Loop

Register result status											
Clock	R1	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
7	72	Qi	Load2		Mult2						

Loop Example Cycle 8

Instruction status				Execution Write				
Instruction	<i>j</i>	<i>k</i>	iteration	Issue	complete	Result	Busy	Address
LD F0		0 R1	1	1		Load1	Yes	80
MULT F4		F0 F2	1	2		Load2	Yes	72
SD F4		0 R1	1	3		Load3	No	Qi
LD F0		0 R1	2	6		Store1	Yes	80
MULT F4		F0 F2	2	7		Store2	Yes	72
SD F4		0 R1	2	8		Store3	No	

Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>	Code:
Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	
0	Add1	No						LD F0 0 R1
0	Add2	No						MULT F4 F0 F2
0	Add3	No						SD F4 0 R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R1 R1 #8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ R1 Loop

Register result status		F0	F2	F4	F6	F8	F10	F12...	F30
Clock	R1								
8	72	Qi	Load2	Mult2					

Loop Example Cycle 9

Instruction status				Execution Write				
Instruction	<i>j</i>	<i>k</i>	iteration	Issue	complete	Result	Busy	Address
LD F0		0 R1	1	1	9	Load1	Yes	80
MULT F4		F0 F2	1	2		Load2	Yes	72
SD F4		0 R1	1	3		Load3	No	Qi
LD F0		0 R1	2	6		Store1	Yes	80 Mult1
MULT F4		F0 F2	2	7		Store2	Yes	72 Mult2
SD F4		0 R1	2	8		Store3	No	

Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>	Code:
Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	
0	Add1	No						LD F0 0 R1
0	Add2	No						MULT F4 F0 F2
0	Add3	No						SD F4 0 R1
0	Mult1	Yes	MULTD		R(F2)	Load1		SUBI R1 R1 #8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ R1 Loop

Register result status											
Clock	R1	F0	F2	F4	F6	F8	F10	F12...	F30		
9	64	Qi	Load2		Mult2						

Loop Example Cycle 10

Instruction status				Execution Write					
Instruction	<i>j</i>	<i>k</i>	<i>iteration</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>		Busy	Address
LD F0		0 R1	1	1	9	10	Load1	No	
MULT F4		F0 F2	1	2			Load2	Yes	72
SD F4		0 R1	1	3			Load3	No	Qi
LD F0		0 R1	2	6	10		Store1	Yes	80
MULT F4		F0 F2	2	7			Store2	Yes	72
SD F4		0 R1	2	8			Store3	No	
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>		
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>	
0	Add1	No						LD F0	0 R1
0	Add2	No						MULT F4	F0 F2
0	Add3	No						SD F4	0 R1
4	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI R1	R1 #8
0	Mult2	Yes	MULTD		R(F2)	Load2		BNEZ R1	Loop
Register result status									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12... F30</i>
10	64	Qi	Load2		Mult2				

Loop Example Cycle 11

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>iteration</i>	<i>Execution Write</i>					
				<i>Issue</i>	<i>complete</i>	<i>Result</i>		<i>Busy</i>	<i>Address</i>
LD F0	0	R1	1	1	9	10	Load1	No	
MULT F4	F0	F2	1	2			Load2	No	
SD F4	0	R1	1	3			Load3	Yes	64 Qi
LD F0	0	R1	2	6	10	11	Store1	Yes	80 Mult1
MULT F4	F0	F2	2	7			Store2	Yes	72 Mult2
SD F4	0	R1	2	8			Store3	No	

Reservation Stations

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS for j</i> <i>Qj</i>	<i>RS for k</i> <i>Qk</i>	<i>Code:</i>
0	Add1	No						LD F0 0 R1
0	Add2	No						MULT F4 F0 F2
0	Add3	No						SD F4 0 R1
3	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI R1 R1 #8
4	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ R1 Loop

Register result status

Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12 ...</i>	<i>F30</i>
11	64 Qi				Mult2					

Loop Example Cycle 12

Instruction status				Execution Write					
Instruction	<i>j</i>	<i>k</i>	iteration	Issue	complete	Result		Busy	Address
LD F0		0 R1	1	1	9	10	Load1	No	
MULT F4		F0 F2	1	2			Load2	No	
SD F4		0 R1	1	3			Load3	Yes	64 Qi
LD F0		0 R1	2	6	10	11	Store1	Yes	80 Mult1
MULT F4		F0 F2	2	7			Store2	Yes	72 Mult2
SD F4		0 R1	2	8			Store3	No	
Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>		
Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	Code:	
0	Add1	No						LD	F0 0 R1
0	Add2	No						MULT	F4 F0 F2
0	Add3	No						SD	F4 0 R1
2	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1 R1 #8
3	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1 Loop
Register result status									
Clock	R1		F0	F2	F4	F6	F8	F10	F12 ... F30
12	64 Qi				Mult2				

Loop Example Cycle 13

Instruction status				Execution Write					
Instruction	<i>j</i>	<i>k</i>	iteration	Issue	complete	Result		Busy	Address
LD F0		0 R1	1	1	9	10	Load1	No	
MULT F4		F0 F2	1	2			Load2	No	
SD F4		0 R1	1	3			Load3	Yes	64 Qi
LD F0		0 R1	2	6	10	11	Store1	Yes	80 Mult1
MULT F4		F0 F2	2	7			Store2	Yes	72 Mult2
SD F4		0 R1	2	8			Store3	No	
Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>		
Time	Name	Busy	Op	<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>	<i>Q_k</i>	Code:	
0	Add1	No						LD	F0 0 R1
0	Add2	No						MULT	F4 F0 F2
0	Add3	No						SD	F4 0 R1
1	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1 R1 #8
2	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1 Loop
Register result status									
Clock	R1			F0	F2	F4	F6	F8	F10 F12 ... F30
13	64 Qi					Mult2			

Loop Example Cycle 14

Instruction status				Execution Write					
Instruction	<i>j</i>	<i>k</i>	iteration	Issue	complete	Result		Busy	Address
LD F0		0 R1	1	1	9	10	Load1	No	
MULT F4		F0 F2	1	2	14		Load2	No	
SD F4		0 R1	1	3			Load3	Yes	64 Qi
LD F0		0 R1	2	6	10	11	Store1	Yes	80 Mult1
MULT F4		F0 F2	2	7			Store2	Yes	72 Mult2
SD F4		0 R1	2	8			Store3	No	
Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>		
Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	Code:	
0	Add1	No						LD	F0 0 R1
0	Add2	No						MULT	F4 F0 F2
0	Add3	No						SD	F4 0 R1
0	Mult1	Yes	MULTD	M(80)	R(F2)			SUBI	R1 R1 #8
1	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ	R1 Loop
Register result status									
Clock	R1		F0	F2	F4	F6	F8	F10	F12 ... F30
14	64 Qi				Mult2				

Loop Example Cycle 15

Instruction status				Execution Write					
Instruction	<i>j</i>	<i>k</i>	iteration	Issue	complete	Result		Busy	Address
LD F0	0	R1	1	1	9	10	Load1	No	
MULT F4	F0	F2	1	2	14	15	Load2	No	
SD F4	0	R1	1	3			Load3	Yes	64 Qi
LD F0	0	R1	2	6	10	11	Store1	Yes	80 M(80)*R(F
MULT F4	F0	F2	2	7	15		Store2	Yes	72 Mult2
SD F4	0	R1	2	8			Store3	No	
Reservation Stations				S1	S2	RS for <i>j</i>	RS for <i>k</i>		
Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k	Code:	
0	Add1	No						LD F0	0 R1
0	Add2	No						MULT F4	F0 F2
0	Add3	No						SD F4	0 R1
0	Mult1	No						SUBI R1	R1 #8
0	Mult2	Yes	MULTD	M(72)	R(F2)			BNEZ R1	Loop
Register result status									
Clock	R1		F0	F2	F4	F6	F8	F10	F12 ... F30
15	64 Qi				Mult2				

Loop Example Cycle 16

Instruction status				Execution			Write		
Instruction	j	k	iteration	Issue	complete	Result		Busy	Address
LD F0	0	R1	1	1	9	10	Load1	No	
MULT F4	F0	F2	1	2	14	15	Load2	No	
SD F4	0	R1	1	3			Load3	Yes	64 Qi
LD F0	0	R1	2	6	10	11	Store1	Yes	80 M(80)*R(F0)
MULT F4	F0	F2	2	7	15	16	Store2	Yes	72 M(72)*R(F4)
SD F4	0	R1	2	8			Store3	No	

Reservation Stations				$S1$	$S2$	$RS\ for\ j$	$RS\ for\ k$	
Time	Name	Busy	Op	V_j	V_k	Q_j	Q_k	Code:
0	Add1	No						LD F0 0 R1
0	Add2	No						MULT F4 F0 F2
0	Add3	No						SD F4 0 R1
0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI R1 R1 #8
0	Mult2	No						BNEZ R1 Loop

Register result status										
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12 ...</i>	<i>F30</i>
16	64	<i>Qi</i>	Mult1							

Loop Example Cycle 17

Instruction status				Execution Write					
Instruction	<i>j</i>	<i>k</i>	<i>iteration</i>	<i>Issue</i>	<i>complete</i>	<i>Result</i>	Busy	Address	
LD F0	0	R1	1	1	9	10	Load1	No	
MULT F4	F0	F2	1	2	14	15	Load2	No	
SD F4	0	R1	1	3			Load3	Yes	64 Qi
LD F0	0	R1	2	6	10	11	Store1	Yes	80 M(80)*R(F
MULT F4	F0	F2	2	7	15	16	Store2	Yes	72 M(72)*R(7
SD F4	0	R1	2	8			Store3	Yes	64 Mult1
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>		
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>V_j</i>	<i>V_k</i>	<i>Q_j</i>	<i>Q_k</i>	<i>Code:</i>	
0	Add1	No						LD	F0 0 R1
0	Add2	No						MULT	F4 F0 F2
0	Add3	No						SD	F4 0 R1
0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1 R1 #8
0	Mult2	No						BNEZ	R1 Loop
Register result status									
Clock	R1	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12...</i>	<i>F30</i>
17	64 Qi	Mult1							

Loop Example Cycle 18

Instruction status				Execution			Write		
Instruction	j	k	iteration	Issue	complete	Result		Busy	Address
LD F0		0 R1	1	1	9	10	Load1	No	
MULT F4		F0 F2	1	2	14	15	Load2	No	
SD F4		0 R1	1	3	18		Load3	Yes	64 Qi
LD F0		0 R1	2	6	10	11	Store1	Yes	80 M(80)*R(F
MULT F4		F0 F2	2	7	15	16	Store2	Yes	72 M(72)*R(7
SD F4		0 R1	2	8			Store3	Yes	64 Mult1

Reservation Stations				$S1$	$S2$	$RS \text{ for } j$	$RS \text{ for } k$			
Time	Name	Busy	Op	V_j	V_k	Q_j	Q_k	Code:		
0	Add1	No						LD	F0	0 R1
0	Add2	No						MULT	F4	F0 F2
0	Add3	No						SD	F4	0 R1
0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1 #8
0	Mult2	No						BNEZ	R1	Loop

Register result status			$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12 \dots$	$F30$
Clock	R1									
18	56	Q_i	Mult1							

Loop Example Cycle 19

Instruction status				Execution				Write		
Instruction	j	k	iteration	Issue	complete	Result		Busy	Address	
LD F0		0 R1	1	1	9	10	Load1	No		
MULT F4		F0 F2	1	2	14	15	Load2	No		
SD F4		0 R1	1	3	18	19	Load3	Yes	64	Qi
LD F0		0 R1	2	6	10	11	Store1	No		
MULT F4		F0 F2	2	7	15	16	Store2	Yes	72	M(72)*R(7)
SD F4		0 R1	2	8			Store3	Yes	64	Mult1

Reservation Stations				$S1$	$S2$	$RS \text{ for } j$	$RS \text{ for } k$			
Time	Name	Busy	Op	V_j	V_k	Q_j	Q_k	Code:		
0	Add1	No						LD	F0	0 R1
0	Add2	No						MULT	F4	F0 F2
0	Add3	No						SD	F4	0 R1
0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI	R1	R1 #8
0	Mult2	No						BNEZ	R1	Loop

Register result status												
Clock	R1	$F0$	$F2$	$F4$	$F6$	$F8$	$F10$	$F12 \dots$	$F30$			
19	56	Q_i	Mult1									

Loop Example Cycle 20

Instruction status				Execution			Write		
Instruction	j	k	iteration	Issue	complete	Result		Busy	Address
LD F0		0 R1	1	1	9	10	Load1	No	
MULT F4		F0 F2	1	2	14	15	Load2	No	
SD F4		0 R1	1	3	18	19	Load3	Yes	64 Qi
LD F0		0 R1	2	6	10	11	Store1	No	
MULT F4		F0 F2	2	7	15	16	Store2	Yes	72 M(72)*R(7)
SD F4		0 R1	2	8	20		Store3	Yes	64 Mult1

Reservation Stations				S1	S2	RS for j	RS for k	
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
0	Add1	No						LD F0 0 R1
0	Add2	No						MULT F4 F0 F2
0	Add3	No						SD F4 0 R1
0	Mult1	Yes	MULTD		R(F2)	Load3		SUBI R1 R1 #8
0	Mult2	No						BNEZ R1 Loop

Register result status										
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12 ...</i>	<i>F30</i>
20	56	<i>Qi</i>	Mult1							

Loop Example Cycle 21

Instruction status				Execution			Write		
Instruction	j	k	iteration	Issue	complete	Result	Busy	Address	
LD F0	0	R1	1	1	9	10	Load1	No	
MULT F4	F0	F2	1	2	14	15	Load2	No	
SD F4	0	R1	1	3	18	19	Load3	Yes	64 Qi
LD F0	0	R1	2	6	10	11	Store1	No	
MULT F4	F0	F2	2	7	15	16	Store2	No	
SD F4	0	R1	2	8	20	21	Store3	Yes	64 Mult1

Reservation Stations				$S1$	$S2$	$RS \text{ for } j$	$RS \text{ for } k$
Time	Name	Busy	Op	V_j	V_k	Q_j	Q_k
0	Add1	No					
0	Add2	No					
0	Add3	No					
0	Mult1	Yes	MULTD		R(F2)	Load3	
0	Mult2	No					

Register result status									
Clock	R1	F0	F2	F4	F6	F8	F10	F12...	F30
21	56 Qi	Mult1							

Code:

LD F0 0 R1
MULT F4 F0 F2
SD F4 0 R1
SUBI R1 R1 #8
BNEZ R1 Loop