

NXP LPC1768

R. Ferrero, P. Bernardi Politecnico di Torino

Dipartimento di Automatica e Informatica (DAUIN)


Torino - Italy


This work is licensed under the Creative Commons (CC BY-SA) License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/



Available resources

- User manual—
- Sample project
- Schematic





Features (user manual, page 6)

- ARM 32-bit Cortex-M3 Microcontroller with MPU (memory protection unit)
- CPU clock up to 100MHz
- 512kB on-chip Flash ROM with enhanced Flash Memory Accelerator
- 64kB RAM
- Nested Vectored Interrupt Controller
- Eight channel General purpose DMA controller
- AHB Matrix, APB

Features (user manual, page 6)

RMII:精简介质独立接口


UART:通用异步收发器

- Ethernet 10/100 MAC with RMII interface and dedicated DMA ™: 直接存储器存取
- USB 2.0 full-speed Device controller and Host/OTG controller with DMA
- CAN 2.0B with two channels 两个信道
- Four UARTs, one with full Modem interface
- Three I2C serial interfaces
- Three SPI/SSP serial interfaces
- I2S interface


Features (user manual, page 6)

- General purpose I/O pins
- 12-bit ADC with 8 channels, 10-bit DAC
- Four 32-bit Timers with capture/compare
- Standard PWM Timer block
- Motor control PWM for three-phase Motor control
- Quadrature Encoder
- Watchdog Timer
- Real Time Clock with optional Battery backup
- System Tick Timer, Repetitive Interrupt Timer, ...

Board composition




Block diagram (user manual p. 10)



Available resources

- User manual —
- Sample project
- Schematic






Creation of sample project

- Add a new group beside the default one
 - Right click on Target 1 -> Add Group
- Optional: rename the groups as main and led
 - Right click on a group -> Manage Project items
- Copy sample.c and led folder in the project folder; add files to the corresponding group
 - Right click on a group -> Add Existing Files
- Options for target -> Debug
 - Dialog DLL: DARMP1.DLL (Simulator) or TARMP1.DLL (ULINK2/ME Cortex Debugger)
 - Parameter: -pLPC1768 (both)

Project view



Files in sample projects

- startup_LPC17xx.s
 - stack and heap allocation, IVT, reset_handler
- system_LPC17xx.c
 - setup of clock distribution for the system
 - SystemInit() function called by reset_handler
- sample.c
 - main function called by reset_handler
- led.c and led.h
 - functions to configure and deal with leds
- system libraries: lpc17xx.h

lpc17xx.h: addressing memory

1) Constants are defined at C language level for addressing main blocks of memory.

```
915
916
                                Peripheral memory map
917
918
     /* Base addresses
919
     #define LPC FLASH BASE
                                   (0x0000000UL)
920
     #define LPC RAM BASE
                                   (0x10000000UL)
921 #ifdef LPC17XX REV00
     #define LPC AHBRAMO BASE
                                   (0x20000000UL)
     #define LPC AHBRAM1 BASE
923
                                   (0x20004000UL)
924
    #else
925
     #define LPC AHBRAM0 BASE
                                   (0x2007C000UL)
     #define LPC AHBRAM1 BASE
926
                                   (0x20080000UL)
    -#endif
927
     #define LPC GPIO BASE
                                   (0x2009C000UL)
929 #define LPC APB0 BASE
                                   (0x40000000UL)
     #define LPC APB1 BASE
930
                                   (0x40080000UL)
931
     #define LPC AHB BASE
                                   (0x50000000UL)
     #define LPC CM3 BASE
                                   (0xE0000000UL)
```

Memory map (page 14)

Table 3. LPC176x/5x memory usage and details

Address range	General Use	Address range details and des	scription
0x0000 0000 to 0x1FFF FFFF	On-chip non-volatile memory	0x0000 0000 - 0x0007 FFFF	For devices with 512 kB of flash memory.
		0x0000 0000 - 0x0003 FFFF	For devices with 256 kB of flash memory.
		0x0000 0000 - 0x0001 FFFF	For devices with 128 kB of flash memory.
		0x0000 0000 - 0x0000 FFFF	For devices with 64 kB of flash memory.
		0x0000 0000 - 0x0000 7FFF	For devices with 32 kB of flash memory.
	On-chip SRAM	0x1000 0000 - 0x1000 7FFF	For devices with 32 kB of local SRAM.
		0x1000 0000 - 0x1000 3FFF	For devices with 16 kB of local SRAM.
		0x1000 0000 - 0x1000 1FFF	For devices with 8 kB of local SRAM.
	Boot ROM	0x1FFF 0000 - 0x1FFF 1FFF	8 kB Boot ROM with flash services.
0x2000 0000 to 0x3FFF FFFF	On-chip SRAM (typically used for peripheral data)	0x2007 C000 - 0x2007 FFFF	AHB SRAM - bank 0 (16 kB), present on devices with 32 kB or 64 kB of total SRAM.
		0x2008 0000 - 0x2008 3FFF	AHB SRAM - bank 1 (16 kB), present on devices with 64 kB of total SRAM.
	GPIO	0x2009 C000 - 0x2009 FFFF	GPIO.
0x4000 0000 to 0x5FFF FFFF	APB Peripherals	0x4000 0000 - 0x4007 FFFF	APB0 Peripherals, up to 32 peripheral blocks, 16 kB each.
		0x4008 0000 - 0x400F FFFF	APB1 Peripherals, up to 32 peripheral blocks 16 kB each.
	AHB peripherals	0x5000 0000 - 0x501F FFFF	DMA Controller, Ethernet interface, and USB interface.
0xE000 0000 to 0xE00F FFFF	Cortex-M3 Private Peripheral Bus	0xE000 0000 - 0xE00F FFFF	Cortex-M3 related functions, includes the NVIC and System Tick Timer.

lpc17xx.h: addressing peripherals

2) A start address is defined for every peripheral, based on main blocks of memory).

```
/* APBO peripherals
    #define LPC WDT BASE
935
                                    (LPC APBO BASE + 0x000000)
936 #define LPC TIMO BASE
                                    (LPC APB0 BASE + 0x04000)
    #define LPC TIM1 BASE
                                    (LPC APBO BASE + 0 \times 080000)
    #define LPC UARTO BASE
                                    (LPC APBO BASE + 0x0C000)
    #define LPC UART1 BASE
                                    (LPC APBO BASE + 0 \times 100000)
940 #define LPC PWM1 BASE
                                    (LPC APB0 BASE + 0x18000)
941 #define LPC I2C0 BASE
                                    (LPC APBO BASE + 0x1C000)
942 #define LPC SPI BASE
                                    (LPC APBO BASE + 0x20000)
     #define LPC RTC BASE
                                    (LPC APBO BASE + 0x24000)
     #define LPC GPIOINT BASE
                                    (LPC APBO BASE + 0x28080)
     #define LPC PINCON BASE
                                    (LPC APB0 BASE + 0x2C000)
946 | #define LPC SSP1 BASE
                                    (LPC APB0 BASE + 0x30000)
    #define LPC ADC BASE
                                    (LPC APBO BASE + 0x34000)
    #define LPC CANAF RAM BASE
                                    (LPC APBO BASE + 0x38000)
    #define LPC CANAF BASE
                                    (LPC APB0 BASE + 0x3C000)
    #define LPC CANCR BASE
                                    (LPC APBO BASE + 0x40000)
    #define LPC CAN1 BASE
                                    (LPC APBO BASE + 0x44000)
    #define LPC CAN2 BASE
                                    (LPC APBO BASE + 0x48000)
     #define LPC I2C1 BASE
                                    (LPC APBO BASE + 0x5C000)
```

APB peripheral addresses (page 16)

Table 4. APB0 peripherals and base addresses


APB0 peripheral	Base address	Peripheral name
0	0x4000 0000	Watchdog Timer
1	0x4000 4000	Timer 0
2	0x4000 8000	Timer 1
3	0x4000 C000	UART0
4	0x4001 0000	UART1
5	0x4001 4000	reserved
6	0x4001 8000	PWM1
7	0x4001 C000	I ² C0
8	0x4002 0000	SPI
9	0x4002 4000	RTC
10	0x4002 8000	GPIO interrupts
11	0x4002 C000	Pin Connect Block
12	0x4003 0000	SSP1
13	0x4003 4000	ADC
14	0x4003 8000	CAN Acceptance Filter RAM
15	0x4003 C000	CAN Acceptance Filter Registers
16	0x4004 0000	CAN Common Registers
17	0x4004 4000	CAN Controller 1
18	0x4004 8000	CAN Controller 2
19 to 22	0x4004 C000 to 0x4005 8000	reserved
23	0x4005 C000	I ² C1
24 to 31	0x4006 0000 to 0x4007 C000	reserved

Ipc17xx.h: addressing registers

3) A structured list is defined for every peripheral, in order to access its registers.

```
/*---- Pin Connect Block (PINCON) ------
161
     /** @brief Pin Connect Block (PINCON) register structure definition */
    typedef struct
163 - {
164
       IO uint32 t PINSELO;
165
       IO uint32 t PINSEL1;
        IO uint32 t PINSEL2;
167
168
169
       TO WINCOZ C PINDELD;
170
       IO uint32 t PINSEL6;
       IO uint32 t PINSEL7;
        IO uint32 t PINSEL8:
       IO uint32 t PINSEL9;
       IO uint32 t PINSEL10;
            uint32 t RESERVED0[5];
        IO uint32 t PINMODE0;
       IO uint32 t PINMODE1;
       IO uint32 t PINMODE2;
       IO uint32 t PINMODE3;
        IO uint32 t PINMODE4;
       IO uint32 t PINMODE5;
       IO uint32 t PINMODE6;
       IO uint32 t PINMODE7;
        IO uint32 t PINMODE8;
       IO uint32 t PINMODE9;
        IO uint32 t PINMODE OD0;
       IO uint32 t PINMODE OD1;
        IO uint32 t PINMODE OD2;
        IO uint32 t PINMODE OD3:
        IO uint32 t PINMODE OD4;
      LPC PINCON TypeDef;
```

System libraries: lpc17xx.h (III)




Pin connect block (page 117)


	B	A	B4	A dalaman	_ 16		<pre>/** @brief Pin Connect B:</pre>
Name	Description	Access	Reset Value[1]	Address	16 16	2 t 3 ⊟ t	typedef struct [
PINSEL0	Pin function select register 0.	R/W	0	0x4002 C000	16	4	IO uint32_t PINSELO;
PINSEL1	Pin function select register 1.	R/W	0	0x4002 C004	16		IO uint32_t PINSEL1;
PINSEL2	Pin function select register 2.	R/W	0	0x4002 C008	16		IO uint32_t PINSEL2;
PINSEL3	Pin function select register 3.	R/W	0	0x4002 C00C	16		IO uint32 t PINSEL3; IO uint32 t PINSEL4;
PINSEL4	Pin function select register 4	R/W	0	0x4002 C010	16		IO uint32 t PINSEL5;
PINSEL7	Pin function select register 7	R/W	0	0x4002 C01C	17		IO uint32 t PINSEL6;
PINSEL8	Pin function select register 8	R/W	0	0x4002 C020	17		IO uint32_t PINSEL7;
PINSEL9	Pin function select register 9	R/W	0	0x4002 C024	17		IO uint32_t PINSEL8;
PINSEL10	Pin function select register 10	R/W	0	0x4002 C028	- 17 - 17		IO uint32_t PINSEL9; IO uint32 t PINSEL10
PINMODE0	Pin mode select register 0	R/W	0	0x4002 C040	_ 17		uint32_t PINSELIO
PINMODE1	Pin mode select register 1	RW	0	0x4002 C044	17		IO uint32 t PINMODE0
PINMODE2	Pin mode select register 2	R/W	0	0x4002 C048	17	7	IO uint32_t PINMODE1
PINMODE3	Pin mode select register 3.	R/W	0	0x4002 C04C	17		IO uint32_t PINMODE2
PINMODE4	Pin mode select register 4	R/W	0	0x4002 C050	- 17		IO uint32_t PINMODE3
PINMODE5	Pin mode select register 5	R/W	0	0x4002 C054	_ 18		IO uint32_t PINMODE4 IO uint32 t PINMODE5
PINMODE6	Pin mode select register 6	R/W	0	0x4002 C058	18		IO uint32 t PINMODE6
PINMODE7	Pin mode select register 7	R/W	0	0x4002 C05C	18	3	IO uint32_t PINMODE7
PINMODE9	Pin mode select register 9	R/W	0	0x4002 C064	18		IO uint32_t PINMODE8
PINMODE OD0	Open drain mode control register 0	R/W	0	0x4002 C068	- 18		IO uint32_t PINMODE9
PINMODE_OD1	Open drain mode control register 1	R/W	0	0x4002 C06C	_ 18 18		IO uint32_t PINMODE_ IO uint32 t PINMODE
PINMODE_OD2	Open drain mode control register 2	R/W	0	0x4002 C070	18		IO uint32 t PINMODE
PINMODE_OD3	Open drain mode control register 3	R/W	0	0x4002 C074	18	9	IO uint32_t PINMODE_
PINMODE_OD4	Open drain mode control register 4	R/W	0	0x4002 C078	19		IO uint32_t PINMODE_
I2CPADCFG	I ² C Pin Configuration register	R/W	0	0x4002 C07C	- 19 - 19		IO uint32_t I2CPADCF } LPC PINCON TypeDef;

Use of definitions in lpc17xx.h


- Symbols defined in Ipc17xx.h simplify addressing peripheral registers in the project.
- Example in lib_led.c:




Clock configuration




Clock selection



Debug view



Clock values after SystemInit()




system_LPC17xx.c: text view

```
startup LPC17xx.s lib_led.c system_LPC17xx.c
                                              startup_LPC17xx.s

★ sample.c

                                                                           core_cm3.c
   392 □ / * *
          * Initialize the system
   393
   394
        * @param none
   395
        * @return none
   396
   397
        * @brief Setup the microcontroller system.
   398
                   Initialize the System and update the SystemFrequency variable.
   399
   400 - */
   401 void SystemInit (void)
   402 - {
   403 | #if (CLOCK SETUP)
                                                /* Clock Setup
          LPC SC->SCS = SCS Val;
   405 if (SCS Val & (1 << 5)) {
                                                /* If Main Oscillator is enabled
            while ((LPC SC->SCS & (1<<6)) == 0); /* Wait for Oscillator to be ready
   406
   407
           3
   408
          LPC SC->CCLKCFG = CCLKCFG Val;
                                                /* Setup Clock Divider
   409
   410
   411
         LPC SC->PCLKSEL0 = PCLKSEL0 Val;
                                                /* Peripheral Clock Selection
          LPC SC->PCLKSEL1 = PCLKSEL1 Val;
   412
   413
Text Editor \( \int \) Configuration Wizard
```

system_LPC17xx.c: wizard



配置注释向导

- Configuration Wizard Annotations consist of annotation items and annotation modifiers.
- They create GUI-like elements in IDEs for configuration files.
- The GUI-like approach makes it easier for the user to check and adapt configuration files to the application needs.


- The Configuration Wizard section must begin within the first 100 lines of code and must start with:
 - // <<< Use Configuration Wizard in Context Menu >>>
- The optional end of the Configuration Wizard section is:
 // <<< end of configuration section >>>
- Annotations are written as comments in the code: it must start with a double backslash (//).
- By default, it is the next code symbol that follows the annotation to be modified.
- It is possible to add a "skip-value" to omits a number of code symbols. This overwrites the previous rule.
- A descriptive text can be added to items.


- <h>: Heading. Creates a header section. All items and options enclosed by <h> and </h> belong to one group and can be expanded. This entry makes no changes to code symbols. It is just used to group other items and modifiers.
- <e>*: Heading with Enable. Creates a header section with a checkbox to enabled or disabled all items and options enclosed by <e> and </e>.
- <e.i>*: Heading with Enable: modifies a specific bit (i) (example: <e.4> changes bit 4 of a value).
- <i> : Tooltip help

- <o>* : Option with selection or number entry.
 - // <o>Round-Robin Timeout [ticks] <1-1000>
 - The example creates an option with the text Round-Robin Timeout [ticks] and a field to enter values that can range between [1..1000].
- <0.x..y>* : Option Modify a range of bits. (example: <0.4..5> - bit 4 to 5).
 - // <o.0..15>Language ID <0x0000-0xFCFF>
- <oi> : Skip i items. Can be applied to all annotation items marked with a *

Available resources

- User manual
- Sample project
- Schematic –







Board schematic

- The user manual of the SoC does not describe:
 - the list of components in the board
 - how the board components are connected to the SoC.
- This information can be obtained only by reading the board schematic.

Example








LD11

- Led5 -> p2.6
- Led11-> p2.0

- forced 1 -> on
- forced 0 -> off

Pin selection and direction

- After discovering the interested CPU pins, you have to provide additional information to the SoC:
 - the pin functionality
 - the pin direction (input or output)



Pin connect block (page 114)

Table 75. Summary of PINSEL registers

	-	
Register	Controls	Table
PINSEL0	P0[15:0]	Table 80
PINSEL1	P0 [31:16]	Table 81
PINSEL2	P1 [15:0] (Ethernet)	Table 82
PINSEL3	P1 [31:16]	Table 83
PINSEL4	P2 [15:0]	Table 84
PINSEL5	P2 [31:16]	not used
PINSEL6	P3 [15:0]	not used
PINSEL7	P3 [31:16]	Table 85
PINSEL8	P4 [15:0]	not used
PINSEL9	P4 [31:16]	Table 86
PINSEL10	Trace port enable	Table 87

Bits of PINSEL4 (page 120)

Table 84. Pin function select register 4 (PINSEL4 - address 0x4002 C010) bit description

		-			,	
PINSEL4	Pin name	Function when	Function when 01	Function when 10	Function when 11	Reset value
1:0	P2.0	GPIO Port 2.0	PWM1.1	TXD1	Reserved	00
3:2	P2.1	GPIO Port 2.1	PWM1.2	RXD1	Reserved	00
5:4	P2.2	GPIO Port 2.2	PWM1.3	CTS1	Reserved 2	00
7:6	P2.3	GPIO Port 2.3	PWM1.4	DCD1	Reserved 2	00
9:8	P2.4	GPIO Port 2.4	PWM1.5	DSR1	Reserved 2	00
11:10	P2.5	GPIO Port 2.5	PWM1.6	DTR1	Reserved 2	00
13:12	P2.6	GPIO Port 2.6	PCAP1.0	RI1	Reserved 2	00
15:14	P2.7	GPIO Port 2.7	RD2	RTS1	Reserved	00
17:16	P2.8	GPIO Port 2.8	TD2	TXD2	ENET_MDC	00
19:18	P2.9	GPIO Port 2.9	USB_CONNECT	RXD2	ENET_MDIO	00
21:20	P2.10	GPIO Port 2.10	EINT0	NMI	Reserved	00
23:22	P2.11[1]	GPIO Port 2.11	EINT1	Reserved	I2STX_CLK	00
25:24	P2.12[1]	GPIO Port 2.12	EINT2	Reserved	I2STX_WS	00
27:26	P2.13[1]	GPIO Port 2.13	EINT3	Reserved	I2STX_SDA	00
31:28	-	Reserved	Reserved	Reserved	Reserved	0

General purpose I/O (page 132)

Table 102. GPIO register map (local bus accessible registers - enhanced GPIO features)

Generic Name	Description	Access		PORTn Register Name & Address
FIODIR	Fast GPIO Port Direction control register. This register individually controls the direction of each port pin.	R/W	0	FIO0DIR - 0x2009 C000 FIO1DIR - 0x2009 C020 FIO2DIR - 0x2009 C040 FIO3DIR - 0x2009 C060 FIO4DIR - 0x2009 C080
FIOMASK	Fast Mask register for port. Writes, sets, clears, and reads to port (done via writes to FIOPIN, FIOSET, and FIOCLR, and reads of FIOPIN) alter or return only the bits enabled by zeros in this register.	R/W	0	FIO0MASK - 0x2009 C010 FIO1MASK - 0x2009 C030 FIO2MASK - 0x2009 C050 FIO3MASK - 0x2009 C070 FIO4MASK - 0x2009 C090
FIOPIN	Fast Port Pin value register using FIOMASK. The current state of digital port pins can be read from this register, regardless of pin direction or alternate function selection (as long as pins are not configured as an input to ADC). The value read is masked by ANDing with inverted FIOMASK. Writing to this register places corresponding values in all bits enabled by zeros in FIOMASK.	R/W	0	FIO0PIN - 0x2009 C014 FIO1PIN - 0x2009 C034 FIO2PIN - 0x2009 C054 FIO3PIN - 0x2009 C074 FIO4PIN - 0x2009 C094
	Important: if an FIOPIN register is read, its bit(s) masked with 1 in the FIOMASK register will be read as 0 regardless of the physical pin state.			
FIOSET	Fast Port Output Set register using FIOMASK. This register controls the state of output pins. Writing 1s produces highs at the corresponding port pins. Writing 0s has no effect. Reading this register returns the current contents of the port output register. Only bits enabled by 0 in FIOMASK can be altered.	R/W	0	FIO0SET - 0x2009 C018 FIO1SET - 0x2009 C038 FIO2SET - 0x2009 C058 FIO3SET - 0x2009 C078 FIO4SET - 0x2009 C098
FIOCLR	Fast Port Output Clear register using FIOMASK. This register controls the state of output pins. Writing 1s produces lows at the corresponding port pins. Writing 0s has no effect. Only bits enabled by 0 in FIOMASK can be altered.	WO	0	FIO0CLR - 0x2009 C01C FIO1CLR - 0x2009 C03C FIO2CLR - 0x2009 C05C FIO3CLR - 0x2009 C07C FIO4CLR - 0x2009 C09C

FIODIR register (page 133)

Table 104. Fast GPIO port Direction register FIO0DIR to FIO4DIR - addresses 0x2009 C000 to 0x2009 C080) bit description

Bit	Symbol	Value	Description	Reset value
31:0	FIO0DIR FIO1DIR FIO2DIR FIO3DIR FIO4DIR	FIO1DIR FIO2DIR 0	Fast GPIO Direction PORTx control bits. Bit 0 in FIOxDIR controls pin Px.0, bit 31 in FIOxDIR controls pin Px.31.	0x0
			Controlled pin is input.	
		4	1	Controlled pin is output.

lib_led.c: LED_init

```
void LED init(void)
    // PIN mode GPIO:
    // P2.0-P2.7 are set to zero
    LPC PINCON->PINSEL4 &= 0xFFFF0000;
    // P2.0-P2.7 on PORT2 defined as
    // Output
    LPC GPIO2->FIODIR \mid = 0 \times 000000FF;
```

lib_led.c: all LED on and off

```
void all LED on (void)
     LPC GPIO2->FIOSET = 0 \times 000000 FF;
void all LED off (void)
     LPC GPIO2->FIOCLR = 0 \times 000000 FF;
```

Check led status with software debug

