



E. Sanchez, M. Sonza Reorda Politecnico di Torino

Dipartimento di Automatica e Informatica (DAUIN)

Torino - Italy

This work is licensed under the Creative Commons (CC BY-SA) License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/



MIPS64

Generalities

没有锁的微处理器


- MIPS (Microprocessor without Interlocked
 Pipeline Stages) is a family of RISC processors,
 which have been very successful for embedded
 applications
- The first processor in the family was introduced in 1985
- Several versions have been introduced since then.

MIPS64

概论

- Generalities
 - Simple load-store Instruction Set 简单的载入,存储指令集
 - Designed for pipeline efficiency 设计高效的指令流水
 - Fixed instruction length 固定指令长度
 - Low-power applications
 低功耗的应用程序
 - What is described here is a simplified version of the so called MIPS64.

MIPS64 – Programmer's Model



Data Types

- Byte (8 bits)
- Half Words (16 bits)
- Words (32 bits)
- Double Words (64 bits)
- 32-bit single precision floating-point 单浮点类型 (32 bits)
- 64-bit double precision floating-point.

双浮点类型(64bits)

Immediate: it uses a 16 bits Immediate field

立即数使用16 bits 的立即数空间

DADDUI R1, R2, #32

DADDUI R1, R0, #32

因为RO 总是= 0 在一般整数寄存器中

R1 ← 32


- Displacement
 - LD R1, 30(R2)

表示的是【30 + R2】这个地址下的contents

- Displacement 寄存器直接寻址
 - LD R1, 0(R2) → Register Indirect

$$R2 = YY$$


 $R1 \leftarrow MEM[R2]$



- Displacement
 - LD R1, 64(R0) → Absolute Addressing

```
绝对寻址
because RO = O always,
MEM【64 + RO】=【64】
```

R1 ← MEM[64]



Instruction Format

- A CPU instruction is a single 32-bit aligned
 word
 CPU 指令是按照单字对齐的
 - Include a 6-bit primary opcode 包括一个6 bits的操作码


INSTRUCTION

- The CPU instruction formats are:
 - Immediate

立即数

- Register 寄存器
- Jump. 跳转

Instruction Format – Immediate



Field	Description		
opcode	6-bit primary operation code		
Rs	5-bit specifier for the source register		
Rt	5-bit specifier for the target (source/destination) register		
Immediate	16-bit signed <i>immediate</i> used for logical operands, arithmetic signed operands, load/store address byte offsets, and PC-relative branch signed instruction displacement		

Instruction Format – Register

R – type instruction

6	5	5	5	5	6
OPcode	Rs	Rt	Rd	Sa	Function

Field	Description		
opcode	6-bit primary operation code		
Rd	5-bit specifier for the destination register		
Rs	5-bit specifier for the source register		
Rt	5-bit specifier for the target (source/destination) register		
Sa	5-bit shift amount		
Function	6-bit function field used to specify functions within the primary opcode SPECIAL		

Instruction Format – Jump

J – type instruction

6 26

OPcode Offset added to PC	
---------------------------	--

Field	Description		
opcode	6-bit primary operation code		
Offset	26-bit index shifted left two bits to supply the low-order 28 bits of the jump target address		

INSTRUCTION SET

- Grouped by Function
 - Load and store
 - ALU operations
 - Branches and Jumps
 - Floating Point
 - Miscellaneous

Each instruction is 32 bits long.

Load and Store

- MIPS processors use a load/store architecture
- Main memory is accessed only through load and store instructions.

LD load double word

```
LD R1, 28 (R8) ; R1 \leftarrow MEM[R8 + 28]
```

LB load byte

```
LB R1, 28(R8); R1 \leftarrow ([MEM[R8 + 28]]<sub>7</sub>)<sup>56</sup> ## MEM[R8 + 28]
```

LBU load byte unsigned

```
LBU R1, 28 (R8) ; R1 \leftarrow 0<sup>56</sup> ## MEM[R8 + 28]
```

L.S load FP Single

```
L.S F4, 46(R5) ; F4 \leftarrow MEM[R5 + 46] ## 0<sup>32</sup>
```

L.D load FP Double

```
L.D F4, 46(R5) ; F4 \leftarrow MEM[R5 + 46]
```

SD Store Double

```
SD R1, 28(R8) ; MEM[R8 + 28] \leftarrow R1
```

SW Store Word

```
SW R1, 28 (R8) ; MEM[R8 + 28] \leftarrow_{32} R1 LSB
```

SH Store Half Word

```
SB R1, 28 (R8) ; MEM[R8 + 28] \leftarrow_{8} R1 LSB
```

S.S Store FP Single

```
S.S F4, 28 (R8) ; MEM[R8 + 28] \leftarrow_{32} F4<sub>63..32</sub>
```

S.D Store FP Double

```
S.D F4, 28 (R8) ; MEM[R8 + 28] \leftarrow F4
```

ALU operations

- All operations are performed on operands stored in processor registers
- Instruction types
 - Immediate and three-operand instructions
 - Two-operand instructions
 - Shift instructions
 - Multiply and divide instructions
- 2's complement arithmetic
 - Add
 - Subtract
 - Multiply
 - Divide.

ALU operations: R0 usage

- ADD immediate with R0 as source operand
 - loading a constant

```
DADDUI R1,R0,#25 ;R1 ← 25
```

- ADD Rx with R0 as source operand
 - register to register

```
DADD R1,R0,R2 ;R1 \leftarrow R2
```

ALU – Examples

DADDU Double Add unsigned

```
DADDU R1,R2,R3 ;R1 ← R2 + R3
```

DADDUI Double Add Unsigned Immediate

```
DADDUI R1, R2, #74 ;R1 ← R2 + 74
```

LUI Load Upper Immediate

```
LUI R1,0x47 ;R1 \leftarrow 0<sup>63..32</sup> ## 0x47 ## 0<sup>15..0</sup>
DADDUI R1,R1,0x13 ;R1 \leftarrow R1 + 0x13
;R1 \leftarrow 0x470013
```

ALU – Examples

DSLL Double Shift left logical

```
DSLL R1, R2, #3 ;R1 ← R2 <<3
```

SLT Set Less than

```
SLT R1,R2,R3 ; IF (R2 < R3) R1 \leftarrow 1 ; ELSE R1 \leftarrow 0
```

Branch and Jump

- PC-relative conditional branch
- Absolute (register) unconditional jump
- A set of procedure calls that record a return link address in a general register.

Branch and Jump – Examples

J Unconditional Jump

```
J name ; PC ← name
```

• JAL Jump and Link

```
JAL name ;R31 \leftarrow PC+4; PC \leftarrow name
```

JALR Jump and Link Register

```
JALR R4 ; R31 \leftarrow PC+4; PC \leftarrow R4
```

Branch and Jump – Examples

• JR Jump Register

```
JR R3 ; PC ← R3
```

BEQZ Branch Equal Zero

```
BEQZ R4, name ; IF (R4 = 0) then PC \leftarrow name
```

BNE Branch Not Equal

```
BNE R3, R4, name; IF (R3 != R4) then PC \leftarrow name
```

Miscellaneous

MOVZ Conditional Move if Zero

```
MOVZ R1, R2, R3; IF (R3 = 0) then R1 \leftarrow R2
```

NOP No Operation

```
NOP ; It means SLL RO, RO, 0
```

Floating Point

- The FPU instructions include almost the same instructions types:
 - Data Transfer Instructions
 - Arithmetic Instructions
 - Conditional Branch Instructions
 - Miscellaneous Instructions

ASSEMBLER PROGRAMS

Data Section

Code Section

- Data Section
 - Variables
 - Constants
- Code Section
 - Program
 - Routines
 - Subroutines


Data Section

Code Section

	.Code	ain			Assembler Directives
main:	addi Jal	r1,r0,Info Input	<pre>;*** Read value from stdin into R1 ;*** init values</pre>	•	Labels
	movi2fp cvti2d addi movi2fp	f10,r1 f0,f10 r2,r0,1 f11,r2	<pre>;R1 -> D0</pre>	•	OPcode
Loop:	cvti2d Movd led	f2,f11 f4,f2 f0,f4	;1-> D4 D4Constant 1 ;*** Break loop if D0 = 1		Operators
	bfpt Multd subd	f2,f2,f0 f0,f0,f4 Loop	;D0<=1 ? ;*** Multiplication and next loop		Comments
EndL:	sd addi trap	Print,f2 r14,r0,Print	;*** write result to tdout ;*** end		

WinMIPS64 the initial Glance

- Instruction set simulator
- 64-bit MIPS architecture
- Architectural features
 - Forwarding
 - Delay slot
 - Branch prediction.



WinMIPS64 the initial Glance

Assembler Directives:

- .data start of data segment
- .text start of code segment
- .code start of code segment (same as .text)
- .org <n> start address
- .space <n> leave n empty bytes
- asciiz <s> enters zero terminated ascii string
- .ascii <s> enter ascii string
- align <n> align to n-byte boundary ...

WinMIPS64 the initial Glance

Assembler Directives:

```
.word <n1>,<n2>.. - enter word(s) of data (64-bits)
```

- .byte <n1>,<n2>.. enter bytes
- .word32 <n1>,<n2>.. enter 32 bit number(s)
- .word16 <n1>,<n2>.. enter 16 bit number(s)
- .double <n1>,<n2>.. enter floating-point number(s)

where <n> denotes a number like 24, <s> denotes a string like "fred"

<n1>,<n2>... denotes numbers seperated by commas.

A naïve example

• C = A + B

```
.data
                               .data
Val A: .word 10
                             Val A: dw 10
Val B: .word 20
                             Val B: dw 20
Val C: .word 0
                             Val C: dw 0
      .text
Main:
                              Main:
      ld R1, Val A(R0)
                                    mov AX, Val A
      ld R2, Val B(R0)
                                    add AX, Val B
      dadd R3, R2, R1
                                    mov Val C, AX
      sd R3, Val C(R0)
```

Load and store

- lb load byte
- Ibu load byte unsigned
- sb store byte
- Ih load 16-bit half-word
- Ihu load 16-bit half word unsigned
- sh store 16-bit half-word
- lw load 32-bit word
- lwu load 32-bit word unsigned
- sw store 32-bit word
- Id load 64-bit double-word
- sd store 64-bit double-word
- I.d load 64-bit floating-point
- s.d store 64-bit floating-point

ALU operations

- daddi add immediate
- daddui add immediate unsigned
- andi logical and immediate
- ori logical or immediate
- xori exclusive or immediate
- lui load upper half of register immediate

Branches and Jumps

- j jump to address
- jr jump to address in register
- jal jump and link to address (call subroutine)
- jalr jump and link to address in register (call subroutine)
- beq branch if pair of registers are equal
- bne branch if pair of registers are not equal
- beqz branch if register is equal to zero
- bnez branch if register is not equal to zero

Floating Point

- add.d add floating-point
- sub.d subtract floating-point
- mul.d multiply floating-point
- div.d divide floating-point
- mov.d move floating-point

Miscellaneous

- movz move if register equals zero
- movn move if register not equal to zero
- nop no operation

A naïve example (1)

• C = A + B

A naïve example (1)

• C = A + B

.data

Code Analysis			
# instructions	4		
Code size [bytes]	16		
Execution time [C.C.]	4		

A naïve example (2)

• C = A + B

Code Analysis			
# Instructions	3		
Code size [bytes]	8		
Execution time [C.C.]	33		

.data

Val A: dw 10

Val B: dw 20

Val C: dw 0

• • •

Main:

mov AX, Val_A add AX, Val_B mov Val C, AX

A 2nd example

```
; Program: 10V sum.s
; Sum of 10 integer values
        .data
values: .word 1, 2, 3, 4, 5, 6, 7, 8, 9, 10;64-bit integers
result: .space 8
                                        R1 is a counter
                                        R2 is a transfer
                                        R3 is result
        .text
                                        R4 is a agency
       daddui R1,R0,10 ;R1 ← 10
MAIN:
       dadd R2,R0,R0 ;R2 \leftarrow 0 POINTER REG
                                                 Init R2 to 0
       dadd R3,R0,R0 ;R3 ← 0 RESULT REG init R3 to 0
LOOP:
       ld R4, values (R2) ; GET A VALUE IN R4
       dadd R3,R3,R4 ;R3 ← R3 + R4
       daddi R2,R2,8 ;R2 ← R2 + 8 POINTER INCREMENT
       daddi R1,R1,-1 ;R1 ← R1 - 1 DECREMENT COUNTER
       bnez R1,LOOP
        sd R3, result(R0); Result in R3
                        ; the end
        HALT
```

References

- MIPS64[™] Architecture For Programmers: Introduction to the MIPS64[™] Architecture. Vol I, II, III. MIPS Technologies, Inc.
- WinMIPS64, Mike Scott http://indigo.ie/~mscott/