```
main:
daddui r1,r0,0 ;FDEMW 5
daddui r2,r0,100 ; FDEMW 1
loop:
                      ; FDEMW 1
; FDEMW 3
; FDEMW
; FDEMW
l.d f1,v1(r1)
l.d f2,v2(r1)
                            FDEMW 1
l.d f3,v3(r1)
                             FDEMW 1
                             FDEMW 1
l.d f4,v4(r1)
                             FDSdddddddddMW 9
div.d f6,f3,f4
                        ;
div.d f7,f1,f2
                                FSDSSSSSSSdddddddddMW 8
mul.d f5, f6, f7
                                 FSSSSSSDSSSSSSSmmmmmmmMW 8
                        ;
s.d f5,v5(r1)
                                            FSSSSSSDESSSSSSSMW 1
daddui r1,r1,8
                                                    FDSSSSSSEMW 1
daddi r2,r2,-1
                                                     FSSSSSSDEMW 1
bnez r2,loop
                                                              FSDEMW 2
halt
                                                                FXXXX 1
                                                                 FDEMW
                        ;6 + 35 * 100 = 3506
```

4 July 2011 -- Computer Architectures -- part 2/2

Name, Matricola

Ouestion 2

Considering the same loop-based program, and assuming the following processor architecture for a superscalar MIPS64 processor implemented with multiple-issue and speculation:

- issue 2 instructions per clock cycle
- jump instructions require 1 issue
- handle 2 instructions commit per clock cycle
- timing facts for the following separate functional units:
 - i. 1 Memory address 1 clock cycle
 - ii. 1 Integer ALU 1 clock cycle
 - iii. 1 Jump unit 1 clock cycle
 - iv. 1 FP multiplier unit, which is pipelined: 8 stages
 - v. 1 FP divider unit, which is not pipelined: 8 clock cycles
 - vi. 1 FP Arithmetic unit, which is pipelined: 2 stages
- Branch prediction is always correct
- There are no cache misses
- There are 2 CDB (Common Data Bus).

Complete the table reported below showing the processor behavior for the 2 initial iterations.

CDB x2 COMMIT x2 # iteration Issue EXE MEM l.d f1,v1(r1) 211 5 1 1 l.d f2,v2(r1) 3M l.d f3,v3(r1) 411 7 1 I.d f4,v4(r1) 2U 1 -22 div.d f6,f3,f4 1406 1 23 div.d f7,f1,f2 14 23 1 <u>60</u> mul.d f5,f6,f7 <u>23 x</u> 31 1 32 1 s.d f5,v5(r1) 6M 33 61 71 1 daddui r1,r1,8 1 daddi r2,r2,-1 33 1 bnez r2,loop 9J ← }ι 8nc 2 I.d f1,v1(r1) 911 I.d f2,v2(r1) 10 11 2 3\$ 12 8 10M 2 I.d f3,v3(r1) 13 8 11n 2 I.d f4,v4(r1) 36 div.d f6,f3,f4 9 use 2 30 2 div.d f7,f1,f2 300 · <u>38</u> 39 X**€** 10 mul.d f5,f6,f7 47 2 10 12n s.d f5,v5(r1) 48 2 11 121 daddui r1,r1,8 13 2 49 11 daddi r2,r2,-1 131 <u>11</u> 2 12 bnez r2,loop 157 €