

M16C/5M Group, M16C/57 Group RENESAS MCU

REJ03B0267-0101 Rev.1.01 Jul 23, 2010

1. Overview

1.1 Features

The M16C/5M and M16C/57 Group's microcomputers (MCUs) are single-chip control units that utilize high-performance silicon gate CMOS technology with the M16C/60 Series CPU core. The M16C/5M Group and M16C/57 Group are available in 64-pin, 80-pin, and 100-pin plastic molded LQFP packages. The MCUs employ sophisticated instructions for a high level of efficiency and they are capable of executing instructions at high speed.

The MCUs have the CAN module (M16C/5M Group) and LIN module, which makes them suitable for automotive control and factory automation LAN systems. In addition, the CPU core boasts a multiplier and DMAC for high-speed operation processing which makes it adequate for controlling office equipment, home appliances, and industrial equipment.

The M16C/5M and M16C/57 Group's MCUs are a high-end microcontroller series in the M16C/5L and M16C/56 Group, featuring a single architecture as well as compatible pin assignments and peripheral functions. They have an on-chip E²PROM emulation data flash (E²dataFlash) which is a data flash with serial E²PROM.

1.1.1 Applications

Automotive, car audio, factory automation LAN system, etc.



1.2 Specifications

Table 1.1 to Table 1.6 list specifications of the M16C/5M Group, M16C/57 Group.

Table 1.1 Specifications (100-pin Package) (1/2)

| Item | Function | Specification | | | | |
|----------------------|--|---|--|--|--|--|
| CPU | Central processing unit | M16C/60 Series CPU Core (Multiplier: 16 x 16 → 32 bits, Multiply-accumulate unit: 16 x 16 + 32 → 32 bits)) • Basic instructions: 91 • Minimum instruction execution time: • Operating mode: Single-chip mode | | | | |
| Memory | ROM, RAM, data flash, E ² dataFlash | See Table 1.7 to Table 1.10. | | | | |
| Voltage Detection | Voltage detector | • 2 voltage detect points | | | | |
| Clock | Clock generator | 5 circuits (Main clock, sub clock, PLL frequency synthesizer, 125 kHz on-chip oscillator, 40 MHz on-chip oscillator) Oscillation stop detector: Main clock oscillator stop/restart detection Frequency divide circuit: Divide-by-1, 2, 4, 8, or 16 selectable Low-power consumption modes: Wait mode, stop mode Real-time clock | | | | |
| I/O Ports | Programmable I/O ports | 70 CMOS inputs/outputs, a pull-up resistor selectable N-channel open drain ports: 1 | | | | |
| Interrupts | , | Interrupt vectors: 70 External interrupt inputs: 13 (NMI, INT x 8, key input x 4) Interrupt priority levels: 7 | | | | |
| Watchdog Ti | mer | 15 bits x 1 (with prescaler) Automatic reset start function selectable Dedicated 125 kHz on-chip oscillator for the watchdog timer contained | | | | |
| DMA | DMAC | 4 channels, Cycle-steal transfer mode Trigger sources: 50 Transfer modes: 2 (single transfer, repeat transfer) | | | | |
| | Timer A | 16-bit timer x 5 Timer mode, event counter mode, one-shot timer mode, pulse-width modulation (PWM) mode Two-phase pulse signal processing in event counter mode (two-phase encoder input) x 3 Programmable output mode x 3 | | | | |
| Timers | Timer B | 16-bit timer x 6 Timer mode, event counter mode, pulse frequency measurement mode, pulse-width measurement mode | | | | |
| | Timer function for three- phase motor control | Three-phase motor control timer × 1 (timers A1, A2, A4, and B2 used) On-chip dead time timer | | | | |
| | Timer S (Input capture/ output compare) | • 16-bit timer x 1 (base timer) • I/O: 8 channels | | | | |
| | Task monitoring timer | 16-bit timer x 1 channel | | | | |
| | Real-time clock | Count: seconds, minutes, hours, weeks | | | | |
| Serial Interface | UART0 to UART4 | 4 channels (UART, clock synchronous serial interface) 1 channels (UART, clock synchronous serial interface, I ² C-bus, IEBus) | | | | |
| Multi-master | I ² C-bus Interface | 1 channel | | | | |
| A/D Convert | | 10-bit resolution × 26 channels | | | | |
| D/A Convert | er | 8-bit resolution x 1 channel | | | | |

Table 1.2 Specifications (100-pin Package) (2/2)

| Item | Function | Specification | | | | |
|---------------------------|--------------------|--|--|--|--|--|
| CRC Calculato | r | • 1 circuit • CRC-CCITT (X ¹⁶ + X ¹² + X ⁵ + 1), CRC-16 (X ¹⁶ + X ¹⁵ + X ² + 1) compliant • MSB/LSB selectable | | | | |
| Serial Bus Inter | rface | Clock synchronous serial communication mode 4-wire bus communication mode Programmable character length: 8 to 16 bits | | | | |
| LIN Module | | 1 channel | | | | |
| CAN Module | | 32-slot message buffer × 2 channels or 1 channel (M16C/5M Group) (1) | | | | |
| Flash Memory | | Programming and erasure supply voltage: 3.0 to 5.5 V Programming and erasure endurance: 1,000 times (program ROM 1, program ROM 2)/10,000 times (data flash) Program security: ROM code protect, ID code check | | | | |
| E ² dataFlash | | Programming and erasure endurance: 100,000 ⁽¹⁾ | | | | |
| Debug Function | ns | On-board flash rewrite function, address match x 4 | | | | |
| Operating Freq Voltage | uency/Power Supply | 32 MHz / 3.0 to 5.5 V | | | | |
| Current Consur | mption | Described in 31. "Electrical Characteristics" | | | | |
| Operating Temp | perature | -40°C to 85°C -40°C to 125°C ⁽¹⁾ | | | | |
| Package | | 100-pin plastic mold LQFP: PLQP0100KB-A (Previous package code: 100P6Q-A) | | | | |

1. Refer to Table 1.7 "M16C/5M Group Product List (J-Version)" to Table 1.10 "M16C/57 Group Product List (K-Version) for Operating Temperature, CAN Module, and E²dataFlash.

Table 1.3 Specifications (80-pin Package) (1/2)

| Item | Function | Specification | | | | | |
|----------------------|--|---|--|--|--|--|--|
| CPU | Central processing unit | M16C/60 Series CPU Core (Multiplier: 16 x 16 → 32 bits, Multiply-accumulate unit: 16 x 16 + 32 → 32 bits)) • Basic instructions: 91 • Minimum instruction execution time: • Operating mode: Single-chip mode | | | | | |
| Memory | ROM, RAM, data flash, E ² dataFlash | See Table 1.7 to Table 1.10. | | | | | |
| Voltage Detection | Voltage detector | • 2 voltage detect points | | | | | |
| Clock | Clock generator | 5 circuits (Main clock, sub clock, PLL frequency synthesizer, 125 kHz on-chip oscillator, 40 MHz on-chip oscillator) Oscillation stop detector: Main clock oscillator stop/restart detection Frequency divide circuit: Divide-by-1, 2, 4, 8, or 16 selectable Low-power consumption modes: Wait mode, stop mode Real-time clock | | | | | |
| I/O Ports | Programmable I/O ports | 70 CMOS inputs/outputs, a pull-up resistor selectable N-channel open drain ports: 1 | | | | | |
| Interrupts | | Interrupt vectors: 70 External interrupt inputs: 11 (NMI, INT x 6, key input x 4) Interrupt priority levels: 7 | | | | | |
| Watchdog Ti | mer | 15 bits x 1 (with prescaler) Automatic reset start function selectable Dedicated 125 kHz on-chip oscillator for the watchdog timer contained | | | | | |
| DMA | DMAC | 4 channels, Cycle-steal transfer mode Trigger sources: 43 Transfer modes: 2 (single transfer, repeat transfer) | | | | | |
| | Timer A | 16-bit timer x 5 Timer mode, event counter mode, one-shot timer mode, pulse-width modulation (PWM) mode Two-phase pulse signal processing in event counter mode (two-phase encoder input) x 3 Programmable output mode x 3 | | | | | |
| Timers | Timer B | 16-bit timer × 3 Timer mode, event counter mode, pulse frequency measurement mode, pulse-width measurement mode | | | | | |
| | Timer function for three- phase motor control | Three-phase motor control timer x 1 (timers A1, A2, A4, and B2 used) On-chip dead time timer | | | | | |
| | Timer S (Input capture/ output compare) | 16-bit timer × 1 (base timer) I/O: 8 channels | | | | | |
| | Task monitoring timer Real-time clock | 16-bit timer x 1 channel Count: seconds, minutes, hours, weeks | | | | | |
| Serial Interface | UART0 to UART4 | 4 channels (UART, clock synchronous serial interface) 1 channels (UART, clock synchronous serial interface, I ² C-bus, IEBus) | | | | | |
| Multi-master | I ² C-bus Interface | 1 channel | | | | | |
| A/D Converte | er | 10-bit resolution × 27 channels | | | | | |
| D/A Converte | er | 8-bit resolution x 1 channel | | | | | |

Table 1.4 Specifications (80-pin Package) (2/2)

| Item | Function | Specification | | | | | |
|-----------------------------|--------------------|--|--|--|--|--|--|
| CRC Calculator | | 1 circuit CRC-CCITT (X¹⁶ + X¹² + X⁵ + 1), CRC-16 (X¹⁶ + X¹⁵ + X² + 1) compliant MSB/LSB selectable | | | | | |
| Serial Bus Inter | face | Clock synchronous serial communication mode 4-wire bus communication mode Programmable character length: 8 to 16 bits | | | | | |
| LIN Module | | 1 channel | | | | | |
| CAN Module | | 32-slot message buffer × 2 channels or 1 channel (M16C/5M Group) (1) | | | | | |
| Flash Memory | | Programming and erasure supply voltage: 3.0 to 5.5 V Programming and erasure endurance: 1,000 times (program ROM 1, program ROM 2)/10,000 times (data flash) Program security: ROM code protect, ID code check | | | | | |
| E ² dataFlash | | Programming and erasure endurance: 100,000 ⁽¹⁾ | | | | | |
| Debug Function | ns | On-board flash rewrite function, address match x 4 | | | | | |
| Operating Frequency Voltage | uency/Power Supply | 32 MHz / 3.0 to 5.5 V | | | | | |
| Current Consur | nption | Described in 31. "Electrical Characteristics" | | | | | |
| Operating Temperature | | -40°C to 85°C -40°C to 125°C ⁽¹⁾ | | | | | |
| Package | _ | 80-pin plastic mold LQFP: PLQP0080KB-A (Previous package code: 80P6Q-A) | | | | | |

1. Refer to Table 1.7 "M16C/5M Group Product List (J-Version)" to Table 1.10 "M16C/57 Group Product List (K-Version) for Operating Temperature, CAN Module, and E²dataFlash.



Table 1.5 Specifications (64-pin Package) (1/2)

| Item | Function | Specification | | | | |
|----------------------|--|---|--|--|--|--|
| CPU | Central processing unit | M16C/60 Series CPU Core (Multiplier: 16 x 16 → 32 bits, Multiply-accumulate unit: 16 x 16 + 32 → 32 bits)) • Basic instructions: 91 • Minimum instruction execution time: • Operating mode: Single-chip mode | | | | |
| Memory | ROM, RAM, data flash, E ² dataFlash | See Table 1.7 to Table 1.10. | | | | |
| Voltage Detection | Voltage detector | • 2 voltage detect points | | | | |
| Clock | Clock generator | 5 circuits (Main clock, sub clock, PLL frequency synthesizer, 125 kHz on-chip oscillator, 40 MHz on-chip oscillator) Oscillation stop detector: Main clock oscillator stop/restart detection Frequency divide circuit: Divide-by-1, 2, 4, 8, or 16 selectable Low-power consumption modes: Wait mode, stop mode Real-time clock | | | | |
| I/O Ports | Programmable I/O ports | 54 CMOS inputs/outputs, a pull-up resistor selectable N-channel open drain ports: 1 | | | | |
| Interrupts | | Interrupt vectors: 70 External interrupt inputs: 11 (NMI, INT x 6, key input x 4) Interrupt priority levels: 7 | | | | |
| Watchdog Ti | mer | 15 bits x 1 (with prescaler) Automatic reset start function selectable Dedicated 125 kHz on-chip oscillator for the watchdog timer contained | | | | |
| DMA | DMAC | 4 channels, Cycle-steal transfer mode Trigger sources: 41 Transfer modes: 2 (single transfer, repeat transfer) | | | | |
| | Timer A | 16-bit timer x 5 Timer mode, event counter mode, one-shot timer mode, pulse-width modulation (PWM) mode Two-phase pulse signal processing in event counter mode (two-phase encoder input) x 3 Programmable output mode x 3 | | | | |
| Timers | Timer B | 16-bit timer x 3 Timer mode, event counter mode, pulse frequency measurement mode, pulse-width measurement mode | | | | |
| | Timer function for three- phase motor control | Three-phase motor control timer × 1 (timers A1, A2, A4, and B2 used) On-chip dead time timer | | | | |
| | Timer S (Input capture/ output compare) | 16-bit timer × 1 (base timer) I/O: 8 channels | | | | |
| | Task monitoring timer Real-time clock | 16-bit timer x 1 channel Count: seconds, minutes, hours, weeks | | | | |
| Serial Interface | UART0 to UART3 | 3 channels (UART, clock synchronous serial interface) 1 channels (UART, clock synchronous serial interface, I ² C-bus, IEBus) | | | | |
| Multi-master | I ² C-bus Interface | 1 channel | | | | |
| A/D Converte | er | 10-bit resolution × 16 channels | | | | |
| D/A Converte | er | 8-bit resolution × 1 channel | | | | |

Table 1.6 Specifications (64-pin Package) (2/2)

| Item | Function | Specification | | | | | |
|--------------------------|--------------------|--|--|--|--|--|--|
| CRC Calculator | r | • 1 circuit • CRC-CCITT (X ¹⁶ + X ¹² + X ⁵ + 1), CRC-16 (X ¹⁶ + X ¹⁵ + X ² + 1) compliant • MSB/LSB selectable | | | | | |
| Serial Bus Inter | face | 1 channel • Clock synchronous serial communication mode • 4-wire bus communication mode • Programmable character length: 8 to 16 bits | | | | | |
| LIN Module | | 1 channel | | | | | |
| CAN Module | | 32-slot message buffer × 2 channels or 1 channel (M16C/5M Group) (1) | | | | | |
| Flash Memory | | Programming and erasure supply voltage: 3.0 to 5.5 V Programming and erasure endurance: 1,000 times (program ROM 1, program ROM 2)/10,000 times (data flash) Program security: ROM code protect, ID code check | | | | | |
| E ² dataFlash | | Programming and erasure endurance: 100,000 ⁽¹⁾ | | | | | |
| Debug Function | าร | On-board flash rewrite function, address match x 4 | | | | | |
| Operating Freq Voltage | uency/Power Supply | 32 MHz / 3.0 to 5.5 V | | | | | |
| Current Consur | mption | Described in 31. "Electrical Characteristics" | | | | | |
| Operating Temp | perature | -40°C to 85°C -40°C to 125°C ⁽¹⁾ | | | | | |
| Package | | 64-pin plastic mold LQFP: PLQP0064KB-A (Previous package code: 64P6Q-A) | | | | | |

1. Refer to Table 1.7 "M16C/5M Group Product List (J-Version)" to Table 1.10 "M16C/57 Group Product List (K-Version) for Operating Temperature, CAN Module, and E²dataFlash.

1.3 **Product List**

Table 1.7 to Table 1.8 list product informations. Figure 1.1 shows part numbers, memory sizes, and packages. Figure 1.2 shows marking drawing (top view).

Table 1.7 M16C/5M Group Product List (J-Version)

As of May. 2010

| R5F35M23JFE (P) R5F35M33JFF (P) R5F35M33JFF (P) R5F35M83JFF (P) R5F35M16JFB (P) R5F35M36JFF (P) R5F35M66JFB (P) R5F35M66JFE (P) R5F35M86JFF (P) R5F35M2EJFE (P) R5F35M3EJFF (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MB3JFE (P) | Program ROM 1 | Program | | | | | | |
|---|------------------|-----------|------------------------|--------------------------|-----------------|------------|--------------|--------------------------|
| R5F35M33JFF (P) R5F35M73JFE (P) R5F35M83JFF (P) R5F35M16JFB (P) R5F35M36JFF (P) R5F35M66JFB (P) R5F35M66JFE (P) R5F35M86JFF (P) R5F35M1EJFB (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M6EJFB (P) R5F35M7EJFE (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MB3JFE (P) | | ROM 2 | Data flash | E ² dataFlash | RAM Capacity | CAN | Package Name | Remarks |
| R5F35M73JFE (P) R5F35M83JFF (P) R5F35M86JFE (P) R5F35M66JFB (P) R5F35M66JFB (P) R5F35M66JFF (P) R5F35M86JFF (P) R5F35M1EJFB (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M6EJFB (P) R5F35M6EJFB (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35MBJFE (P) R5F35MBJFE (P) R5F35MBJFE (P) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| RSF35M73JFE (P) RSF35M83JFF (P) RSF35M16JFB (P) RSF35M36JFF (P) RSF35M66JFB (P) RSF35M66JFE (P) RSF35M86JFF (P) RSF35M1EJFB (P) RSF35M3EJFF (P) RSF35M6EJFB (P) RSF35M6EJFB (P) RSF35M8EJFF (P) RSF35M8EJFF (P) RSF35M8EJFF (P) RSF35M8EJFF (P) RSF35MB3JFE (P) RSF35MB3JFE (P) | 96 Kbytes | 16 Kbytes | 4 Kbytes | 4 Royles | 8 Kbytes | | PLQP0064KB-A | |
| R5F35M16JFB (P) R5F35M26JFE (P) R5F35M36JFF (P) R5F35M66JFB (P) R5F35M86JFF (P) R5F35M1EJFB (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M6EJFB (P) R5F35M6EJFB (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MB3JFE (P) | 30 NDytes | 10 Royles | x 2 blocks | | o Kbytes | | PLQP0080KB-A | |
| R5F35M26JFE (P) R5F35M36JFF (P) R5F35M66JFB (P) R5F35M86JFF (P) R5F35M86JFF (P) R5F35M2EJFE (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M7EJFE (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35M8JFE (P) R5F35MBJFE (P) R5F35MBJFE (P) | | | | | | | PLQP0064KB-A | |
| R5F35M36JFF (P) R5F35M66JFB (P) R5F35M66JFE (P) R5F35M86JFF (P) R5F35M1EJFB (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M6EJFB (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MB3JFE (P) | | | | | | | PLQP0100KB-A | |
| R5F35M66JFB (P) R5F35M76JFE (P) R5F35M86JFF (P) R5F35M1EJFB (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M6EJFB (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MB3JFE (P) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| R5F35M66JFB (P) R5F35M76JFE (P) R5F35M86JFF (P) R5F35M1EJFB (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M6EJFB (P) R5F35M8EJFF (P) R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MB3JFE (P) | 128 Kbytes | 16 Kbytes | 4 Kbytes | | 12 Kbytes | | PLQP0064KB-A | |
| R5F35M86JFF (P) R5F35M1EJFB (P) R5F35M2EJFE (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M8EJFF (P) R5F35M8JFE (P) R5F35MB3JFE (P) R5F35MC3JFF (P) | 120 Nuyles | 10 Kbytes | x 2 blocks | | 12 Noyles | 1 channal | PLQP0100KB-A | |
| R5F35M1EJFB (P) R5F35M2EJFE (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M8EJFF (P) R5F35M8JFE (P) R5F35MB3JFE (P) | | | | | | 1 channel | PLQP0080KB-A | |
| R5F35M2EJFE (P) R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M7EJFE (P) R5F35M8EJFF (P) R5F35MB3JFE (P) | | | | | | | PLQP0064KB-A | |
| R5F35M3EJFF (P) R5F35M6EJFB (P) R5F35M7EJFE (P) R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MC3JFF (P) | | | | | | | PLQP0100KB-A | |
| R5F35M6EJFB (P) R5F35M7EJFE (P) R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MC3JFF (P) | | | 4 Kbytes × 2 blocks | 4 Kbytes | - 20 Kbytes | | PLQP0080KB-A | |
| R5F35M6EJFB (P) R5F35M7EJFE (P) R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MC3JFF (P) | 256 Kbytes | 16 Kbytes | | | | | PLQP0064KB-A | |
| R5F35M8EJFF (P) R5F35MB3JFE (P) R5F35MC3JFF (P) | 200 KDytes | | | | | | PLQP0100KB-A | |
| R5F35MB3JFE (P) | | | | | | | PLQP0080KB-A | |
| R5F35MC3.IFF (P) | | | | | | | PLQP0064KB-A | Operating Temperature |
| R5F35MC3JFF (P) | | | | 4 Kbytes 8 I | - 8 Kbytes | | PLQP0080KB-A | -40°C to 85°C |
| | 96 Kbytes | 16 Kbytes | 4 Kbytes | | | | PLQP0064KB-A | 40 0 10 00 0 |
| R5F35ME3JFE (P) | 96 KDytes | 16 Kbytes | × 2 blocks | | | | PLQP0080KB-A | |
| R5F35MF3JFF (P) | | | | | | | PLQP0064KB-A | |
| R5F35MA6JFB (P) | | | | | | | PLQP0100KB-A | |
| R5F35MB6JFE (P) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| R5F35MC6JFF (P) | 128 Kbytes | 16 Kbytes | 4 Kbytes | | 12 Kbytes | | PLQP0064KB-A | |
| R5F35MD6JFB (P) | 120 Kbytes | 16 Kbytes | x 2 blocks | | 12 Kbytes | 2 channels | PLQP0100KB-A | |
| R5F35ME6JFE (P) | | | | | | 2 Charmers | PLQP0080KB-A | |
| R5F35MF6JFF (P) | | | | | | | PLQP0064KB-A | |
| R5F35MAEJFB (D) | | | | | | | PLQP0100KB-A | |
| R5F35MBEJFE (D) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| R5F35MCEJFF (D) | OFC Moutes | 16 Khytaa | 4 Kbytes | | 20 Khutaa | | PLQP0064KB-A | |
| R5F35MDEJFB (P) | 256 Kbytes | 16 Kbytes | × 2 blocks | | 20 Kbytes | | PLQP0100KB-A | |
| R5F35MEEJFE (P) | | | | | | | PLQP0080KB-A | |
| R5F35MFEJFF (P) | | | | | | | PLQP0064KB-A | |

⁽D): Under development

The old package names are as follows:

PLQP00100KB-A: 100P6Q-A PLQP0080KB-A: 80P6Q-A PLQP0064KB-A: 64P6Q-A

⁽P): Under planning

Table 1.8 M6C/5M Group Product List (K-Version)

As of May. 2010

| | | ROM | Capacity | | RAM | | | _ |
|-----------------|------------------|--|-----------------------|--------------------------|-----------------|-------------|--------------|----------------------------|
| Part Number | Program ROM 1 | Program ROM 2 Data flash E ² dataFlas | | E ² dataFlash | Capacity | CAN | Package Name | Remarks |
| R5F35M23KFE (P) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| R5F35M33KFF (P) | 96 Kbytes | 16 Kbytes | 4 Kbytes | 4 Royles | 8 Kbytes | | PLQP0064KB-A | |
| R5F35M73KFE (P) | oo naytoo | TOTABYTOS | × 2 blocks | | o Kbytes | | PLQP0080KB-A | |
| R5F35M83KFF (P) | | | | | | | PLQP0064KB-A | |
| R5F35M16KFB (P) | | | | | | | PLQP0100KB-A | |
| R5F35M26KFE (P) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| R5F35M36KFF (P) | 128 Kbytes | 16 Kbytes | 4 Kbytes | | 12 Kbytes | | PLQP0064KB-A | |
| R5F35M66KFB (P) | 120 Rbytes | 10 Kbytes | x 2 blocks | | 12 Noyles | 1 channel | PLQP0100KB-A | |
| R5F35M76KFE (P) | | | | | | channel | PLQP0080KB-A | |
| R5F35M86KFF (P) | | | | | | | PLQP0064KB-A | |
| R5F35M1EKFB (P) | | | s 4 Kbytes x 2 blocks | | | | PLQP0100KB-A | |
| R5F35M2EKFE (P) | | | | 4 Kbytes | - 20 Kbytes | | PLQP0080KB-A | |
| R5F35M3EKFF (P) | 256 Kbytes | 16 Kbytes | | | | | PLQP0064KB-A | |
| R5F35M6EKFB (P) | 230 Kbytes | TO Royles | | | | | PLQP0100KB-A | |
| R5F35M7EKFE (P) | | | | | | | PLQP0080KB-A | |
| R5F35M8EKFF (P) | | | | | | | PLQP0064KB-A | Operating Tem- perature |
| R5F35MB3KFE (P) | | | | 4 Khytes | Kbytes 8 Kbytes | | PLQP0080KB-A | -40°C to 125°C |
| R5F35MC3KFF (P) | 96 Kbytes | 16 Kbytes | 4 Kbytes | 4 Kbytes | | | PLQP0064KB-A | |
| R5F35ME3KFE (P) | 90 Nbytes | 10 Kbytes | x 2 blocks | | | | PLQP0080KB-A | |
| R5F35MF3KFF (P) | | | | | | | PLQP0064KB-A | |
| R5F35MA6KFB (P) | | | | | | | PLQP0100KB-A | |
| R5F35MB6KFE (P) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| R5F35MC6KFF (P) | 128 Kbytes | 16 Kbytes | 4 Kbytes | | 12 Kbytes | | PLQP0064KB-A | |
| R5F35MD6KFB (P) | 120 Rbytes | 10 Kbytes | x 2 blocks | | 12 Noyles | 2 channels | PLQP0100KB-A | |
| R5F35ME6KFE (P) | | | | | | 2 Giailleis | PLQP0080KB-A | |
| R5F35MF6KFF (P) | | | | | | | PLQP0064KB-A | |
| R5F35MAEKFB (P) | | | | | | | PLQP0100KB-A | |
| R5F35MBEKFE (P) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| R5F35MCEKFF (P) | OFC Vhyter | 16 Khut | 4 Kbytes | | 20 Khyt | | PLQP0064KB-A | |
| R5F35MDEKFB (P) | 256 Kbytes | 16 Kbytes | × 2 blocks | | 20 Kbytes | | PLQP0100KB-A | |
| R5F35MEEKFE (P) | | | | | | | PLQP0080KB-A | |
| R5F35MFEKFF (P) | | | | | | | PLQP0064KB-A | |
| 1 | | 1 | | 1 | 1 | 1 | 1 | 1 |

(D): Under development (P): Under planning

The old package names are as follows: PLQP00100KB-A: 100P6Q-A

PLQP00100KB-A: 100P6Q PLQP0080KB-A: 80P6Q-A PLQP0064KB-A: 64P6Q-A

Table 1.9 M16C/57 Group Product List (J-Version)

As of May. 2010

| | | ROM | Capacity | | RAM | | | |
|------------------------------------|------------------|--------------------|----------------------------|--------------------------|--------------|-----|------------------------------|--------------------------|
| Part Number | Program ROM 1 | I o I Data tiash I | | E ² dataFlash | Capacity CAN | | Package Name | Remarks |
| R5F35723JFE (P) R5F35733JFF (P) | | | 4 Kbytes | 4 Kbytes | | | PLQP0080KB-A PLQP0064KB-A | |
| R5F35773JFE (P) | 96 Kbytes | 16 Kbytes | × 2 blocks | | 8 Kbytes | N/A | PLQP0080KB-A | |
| R5F35783JFF (P) | | | | | | | PLQP0064KB-A | |
| R5F35716JFB (P) | | | | | | | PLQP0100KB-A | |
| R5F35726JFE (P) | | | Kbytes 4 Kbytes × 2 blocks | 4 Kbytes | . 12 Kbytes | | PLQP0080KB-A | On a setting a |
| R5F35736JFF (P) | 128 Kbytes | 16 Khytes | | | | | PLQP0064KB-A | |
| R5F35766JFB (P) | 120 Rbytes | To Kbytes | | | | | PLQP0100KB-A | Operating Temperature |
| R5F35776JFE (P) | | | | | | | PLQP0080KB-A | -40°C to 85°C |
| R5F35786JFF (P) | 1 | | | | | | PLQP0064KB-A | 10 0 10 00 0 |
| R5F3571EJFB (P) | | | | | | | PLQP0100KB-A | |
| R5F3572EJFE (P) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| R5F3573EJFF (P) | 256 Kbytes | 16 Kbytes | 4 Kbytes | | 20 Kbytes | | PLQP0064KB-A | |
| R5F3576EJFB (P) | 250 Rbytes | To robytes | × 2 blocks | | 20 Noyles | | PLQP0100KB-A | |
| R5F3577EJFE (P) | 1 | | | | | | PLQP0080KB-A | |
| R5F3578EJFF (P) | | | | | | | PLQP0064KB-A | |

⁽D): Under development(P): Under planning

The old package names are as follows:

PLQP00100KB-A: 100P6Q-A PLQP0080KB-A: 80P6Q-A PLQP0064KB-A: 64P6Q-A

Table 1.10 M16C/57 Group Product List (K-Version)

As of May. 2010

| | | - | • | • | | | | • |
|-----------------|------------------|----------------------|-------------------------------------|----------|-----------------|--------------|--------------|-----------------------|
| | | ROM Capacity | | | | | | |
| Part Number | Program ROM 1 | Program ROM 2 | Data flash E ² dataFlash | | RAM Capacity | CAN | Package Name | Remarks |
| R5F35723KFE (P) | | | 4 Kbytes | 4 Kbytes | | | PLQP0080KB-A | |
| R5F35733KFF (P) | 96 Kbytes | 16 Kbytes | | 4 Noyles | 8 Kbytes | | PLQP0064KB-A | |
| R5F35773KFE (P) | 90 Rbytes | To Ruyles | x 2 blocks | | o Ruytes | | PLQP0080KB-A | |
| R5F35783KFF (P) | | | | | | | PLQP0064KB-A | |
| R5F35716KFB (P) | | | | | | | PLQP0100KB-A | |
| R5F35726KFE (P) | | 4 Kby | 4 Kbytes | | | PLQP0080KB-A | | |
| R5F35736KFF (P) | 128 Kbytes | 129 Khytos 16 Khytos | Kbytes 4 Kbytes x 2 blocks | | 12 Kbytes | N/A | PLQP0064KB-A | Operating Temperature |
| R5F35766KFB (P) | 120 Kbytes | 10 Kbytes | | | 12 Noyles | | PLQP0100KB-A | |
| R5F35776KFE (P) | | | | | | | PLQP0080KB-A | -40°C to 125°C |
| R5F35786KFF (P) | | | | | | | PLQP0064KB-A | .0 0 10 120 0 |
| R5F3571EKFB (P) | | | | | | | PLQP0100KB-A | |
| R5F3572EKFE (P) | | | | 4 Kbytes | | | PLQP0080KB-A | |
| R5F3573EKFF (P) | 256 Kbytes | 16 Kbytes | 4 Kbytes | | 20 Kbytes | | PLQP0064KB-A | |
| R5F3576EKFB (P) | 250 Kbytes | To Ruyles | x 2 blocks | | 20 Noyles | | PLQP0100KB-A | |
| R5F3577EKFE (P) | 7 | | | | | | PLQP0080KB-A | |
| R5F3578EKFF (P) | 7 | | | | | | PLQP0064KB-A | |
| | | | | | | | | |

⁽D): Under development

The old package names are as follows:

PLQP00100KB-A: 100P6Q-A PLQP0080KB-A: 80P6Q-A PLQP0064KB-A: 64P6Q-A



⁽P): Under planning




Figure 1.1 Part Number, Memory Size, and Package




Figure 1.2 Marking Diagram of Flash Memory Version (Top View)

1.4 Block Diagrams

Figure 1.3 to Figure 1.5 show a block diagram of M16C/5M Group and M16C/57 Group.




Figure 1.3 100-Pin Block Diagram




Figure 1.4 80-Pin Block Diagram




Figure 1.5 64-Pin Block Diagram

1.5 Pin Assignments

Figure 1.6 shows the pin assignments for the 100-pin package, Figure 1.7 shows the pin assignments for the 80-pin package, and Figure 1.8 shows the pin assignments for the 64-pin package.




Figure 1.6 Pin Assignments for 100-Pin Package (Top View)

Set bits PACR2 to PACR0 in the PACR register to 100b before signals are input or output to individual pins after reset. When the PACR register is not set, signals are not input or output for some of the pins.

Table 1.11 Pin Names, 100-Pin Package(1/2)

| Pin No. | Control Pin | Port | Interrupt Pin | Timer Pin | Timer S Pin | UART/CAN/LIN/Serial Bus Interface Pin | Multi- master I ² C-bus Pin | Analog Pin |
|------------|----------------|------|------------------|-------------|----------------|--|--|------------|
| 1 | | P9_4 | | TB4IN | | | | |
| 2 | | P9_3 | | TB3IN | | | | DA0 |
| 3 | | P9_2 | | TB2IN | | | | AN3_2 |
| 4 | | P9_1 | | TB1IN | | | | AN3_1 |
| 5 | CLKOUT | P9_0 | | TB0IN | | | | AN3_0 |
| 6 | NC | | | | | | | |
| 7 | CNVSS | | | | | | | |
| 8 | XCIN | P8_7 | | | | | | |
| 9 | XCOUT | P8_6 | | | | | | |
| 10 | RESET | | | | | | | |
| 11 | XOUT | | | | | | | |
| 12 | VSS | | | | | | | |
| 13 | XIN | | | | | | | |
| 14 | VCC | | | | | | | |
| 15 | | P8_5 | NMI | SD | | | | |
| 16 | | P8_4 | INT2 | ZP | | | | |
| 17 | | P8_3 | INT1 | | | | | |
| 18 | | P8_2 | INT0 | | TOUR | | | |
| 19 | | P8_1 | | TA4IN/Ū | TSUDB TSUDA | | | |
| 20 | | P8_0 | | TA4OUT/U | TSUDA | (1) | | |
| 21 | | P7_7 | | TA3IN | | CRX1 ⁽¹⁾ | | |
| 22 | | P7_6 | | TA3OUT | | CTX1 ⁽¹⁾ | | |
| 23 | | P7_5 | | TA2IN/W | | LIN0IN | | |
| 24 | | P7_4 | | TA2OUT/W | | LIN0OUT | | |
| 25 | | P7_3 | | TA1IN/V | | CTS2/RTS2/TXD1 | | |
| 26 | | P7_2 | | TA1OUT/V | | CLK2/RXD1 | | |
| 27 | | P7_1 | | TA0IN/TB5IN | | RXD2/SCL2/CLK1 | | |
| 28 | | P7_0 | | TA0OUT | | TXD2/SDA2/CTS1/RTS1 | | |
| 29 | | P6_7 | | | | TXD1 | | |
| 30 | | P6_6 | | | | RXD1 | | |
| 31 | | P6_5 | | | | CLK1 | | |
| 32 | | P6_4 | | | | CTS1/RTS1 | | |
| 33 | | P6_3 | | | | TXD0 | | |
| 34 | | P6_2 | | | | RXD0 | | |
| 35 | | P6_1 | | | | CLK0 | | |
| 36 | | P6_0 | RTCOUT | | | CTS0/RTS0 | | |
| 37 | | P5_7 | | | | | | |
| 38 | | P5_6 | | | | | | |
| 39 | | P5_5 | | | | | | |
| 40 | | P5_4 | | | | | | |
| 41 | | P5_3 | | | | | | |
| 42 | | P5_2 | | | | | | |
| 43 | | P5_1 | | | | | | |
| 44 | | P5_0 | | | | | | |
| 45 | | P4_7 | | | | | | |
| 46 | | P4_6 | | | | | | |
| 47 | | P4_5 | | | | | | |
| 48 | | P4_4 | | | | | | |
| 49 | | P4_3 | | | | | | |
| 50 | | P4_2 | | | | | | |

1. There are pins CTX1 and CRX1 only in the M16C/5M Group.

Table 1.12 Pin Names, 100-Pin Package(2/2)

| Pin No. | Control Pin | Port | Interrupt Pin | Timer Pin | Timer S Pin | UART/CAN/LIN/Serial Bus Interface Pin | Multi- master I ² C- bus Pin | Analog Pin |
|------------|----------------|-------|------------------|-----------|-----------------|--|---|------------|
| 51 | | P4_1 | | | | | | |
| 52 | | P4_0 | | | | | | |
| 53 | | P3_7 | | | | | | |
| 54 | | P3_6 | | | | | | |
| 55 | | P3_5 | | | | | | |
| 56 | | P3_4 | | | | | | |
| 57 | | P3_3 | | | | CTS3/RTS3/SCS0 | | |
| 58 | | P3_2 | | | | TXD3/SSO0 | | |
| 59 | | P3_1 | | | | RXD3/SSI0 | | |
| 60 | VCC | | | | | | | |
| 61 | | P3_0 | | | | CLK3/SSCK0 | | |
| 62 | VSS | | | | | | | |
| 63 | | P2_7 | | | OUTC1_7/INPC1_7 | | | |
| 64 | | P2_6 | | | OUTC1_6/INPC1_6 | | | |
| 65 | | P2_5 | ĪNT7 | | OUTC1_5/INPC1_5 | | | |
| 66 | | P2_4 | ĪNT6 | | OUTC1_4/INPC1_4 | | | |
| 67 | | P2_3 | | | OUTC1_3/INPC1_3 | | | |
| 68 | | P2_2 | | | OUTC1_2/INPC1_2 | | | |
| 69 | | P2_1 | | | OUTC1_1/INPC1_1 | | SCLMM | |
| 70 | | P2_0 | | | OUTC1_0/INPC1_0 | | SDAMM | |
| 71 | | P1_7 | ĪNT5 | IDU | INPC1_7 | | | |
| 72 | | P1_6 | ĪNT4 | IDW | _ | | | |
| 73 | | P1_5 | ĪNT3 | IDV | | | | ADTRG |
| 74 | | P1_4 | | | | | | |
| 75 | | P1_3 | | | | | | AN2_3 |
| 76 | | P1_2 | | | | | | AN2_2 |
| 77 | | P1_1 | | | | | | AN2_1 |
| 78 | | P1_0 | | | | | | AN2_0 |
| 79 | | P0_7 | | | | | | AN0_7 |
| 80 | | P0_6 | | | | | | AN0_6 |
| 81 | | P0_5 | | | | | | AN0_5 |
| 82 | | P0_4 | | | | | | AN0_4 |
| 83 | | P0_3 | | | | | | AN0_3 |
| 84 | | P0_2 | | | | | | AN0_2 |
| 85 | | P0_1 | | | | | | AN0_1 |
| 86 | | P0_0 | | | | | | AN0_0 |
| 87 | | P10_7 | KI3 | | | | | AN_7 |
| 88 | | P10_6 | KI2 | | | | | AN_6 |
| 89 | | P10_5 | KI1 | | | | | AN_5 |
| 90 | | P10_4 | KI0 | | | | | AN_4 |
| 91 | | P10_3 | | | | | | AN_3 |
| 92 | | P10_2 | | | | | | AN_2 |
| 93 | | P10_1 | | | | | | AN_1 |
| 94 | AVSS | | | | | | | |
| 95 | | P10_0 | | | | | | AN_0 |
| 96 | VREF | | | | | | | |
| 97 | AVCC | | | | | | | |
| 98 | | P9_7 | | | | RXD4 | | AN2_7 |
| 99 | | P9_6 | | | | TXD4/CTX0 (1) | | AN2_6 |
| 100 | | P9_5 | | | | CLK4/CRX0 (1) | | AN2_5 |
| Note: | | | <u> </u> | | | OLINA/OINAO V | | |

1. Pins CTX0 and CRX0 are only available in the M16C/5M Group.




Figure 1.7 Pin Assignment for 80-Pin Package (Top View)

Set bits PACR2 to PACR0 in the PACR register to 011b before signals are input or output to individual pins after reset. When the PACR register is not set, signals are not input or output for some of the pins.

Table 1.13 Pin Names, 80-Pin Package (1/2)

| Pin No. | Control pin | Port | Interrupt Pin | Timer Pin | Timer S Pin | UART/CAN/LIN/Serial Bus Interface Pin | Multi- master I ² C-bus pin | Analog Pin |
|------------|----------------|------|------------------|-----------|-------------|--|---|---------------|
| 1 | | P9_5 | | | | CLK4 | | AN2_5 |
| 2 | | P9_3 | | | | CTX0 (1) | | AN2_4 |
| 3 | | P9_2 | | TB2IN | | CRX0 ⁽¹⁾ | | AN3_2 |
| 4 | | P9_1 | | TB1IN | | | | AN3_1/ DA0 |
| 5 | CLKOUT | P9_0 | | TB0IN | | | | AN3_0 |
| 6 | CNVSS | | | | | | | |
| 7 | XCIN | P8_7 | | | | | | |
| 8 | XCOUT | P8_6 | | | | | | |
| 9 | RESET | | | | | | | |
| 10 | XOUT | | | | | | | |
| 11 | VSS | | | | | | | |
| 12 | XIN | | | | | | | |
| 13 | VCC | | | | | | | |
| 14 | | P8_5 | NMI | SD | | | | |
| 15 | | P8_4 | ĪNT2 | ZP | | | | |
| 16 | | P8_3 | INT1 | | | | | |
| 17 | | P8_2 | ĪNT0 | | | | | |
| 18 | | P8_1 | | TA4IN/Ū | TSUDB | | | |
| 19 | | P8_0 | | TA4OUT/U | TSUDA | | | |
| 20 | | P7_7 | | TA3IN | | CRX1 ⁽¹⁾ | | |
| 21 | | P7_6 | | TA3OUT | | CTX1 ⁽¹⁾ | | |
| 22 | | P7_5 | | TA2IN/W | | LINOIN | | |
| 23 | | P7_4 | | TA2OUT/W | | LIN0OUT | | |
| 24 | | P7_3 | | TA1IN/V | | CTS2/RTS2/TXD1 | | |
| 25 | | P7_2 | | TA1OUT/V | | CLK2/RXD1 | | |
| 26 | | P7_1 | | TAOIN | | RXD2/SCL2/CLK1 | | |
| 27 | | P7_0 | | TA0OUT | | TXD2/SDA2/CTS1/RTS1 | | |
| 28 | | P6_7 | | | | TXD1 | | |
| 29 | | P6_6 | | | | RXD1 | | |
| 30 | | P6_5 | | | | CLK1 | | |
| 31 | | P6_4 | | | | CTS1/RTS1 | | |
| 32 | | P3_7 | | | | | | |
| 33 | | P3_6 | | | | | | |
| 34 | | P3_5 | | | | | | |
| 35 | | P3_4 | | | | | | |
| 36 | | P3_3 | | | | CTS3/RTS3/SCS0 | | |
| 37 | | P3_2 | | | | TXD3/SSO0 | | |
| 38 | | P3_1 | | | | RXD3/SSI0 | | |
| 39 | | P3_0 | | | | CLK3/SSCK0 | | |
| 40 | | P6_3 | | | | TXD0 | | |

1. Pins CTX0, CRX0, CTX1 and CRX1 are only available in the M16C/5M Group.

Table 1.14 Pin Names, 80-Pin Package (2/2)

| Pin No. | Control pin | Port | Interrupt Pin | Timer Pin | Timer S Pin | UART/CAN/LIN/Serial Bus Interface Pin | Multi- master I ² C-bus pin | Analog Pin |
|------------|----------------|-------|------------------|-----------|-----------------|--|---|------------|
| 41 | | P6_2 | | | | RXD0 | P | |
| 42 | | P6_1 | | | | CLK0 | | |
| 43 | | P6_0 | | RTCOUT | | CTS0/RTS0 | | |
| 44 | | P2_7 | | | OUTC1_7/INPC1_7 | | | |
| 45 | | P2_6 | | | OUTC1_6/INPC1_6 | | | |
| 46 | | P2_5 | | | OUTC1_5/INPC1_5 | | | |
| 47 | | P2_4 | | | OUTC1_4/INPC1_4 | | | |
| 48 | | P2_3 | | | OUTC1_3/INPC1_3 | | | |
| 49 | | P2_2 | | | OUTC1_2/INPC1_2 | | | |
| 50 | | P2_1 | | | OUTC1_1/INPC1_1 | | SCLMM | |
| 51 | | P2_0 | | | OUTC1_0/INPC1_0 | | SDAMM | |
| 52 | | P1_7 | ĪNT5 | IDU | INPC1_7 | | | |
| 53 | | P1_6 | ĪNT4 | IDW | | | | |
| 54 | | P1_5 | ĪNT3 | IDV | | | | ADTRG |
| 55 | | P1_4 | | | | | | |
| 56 | | P1_3 | | | | | | AN2_3 |
| 57 | | P1_2 | | | | | | AN2_2 |
| 58 | | P1_1 | | | | | | AN2_1 |
| 59 | | P1_0 | | | | | | AN2_0 |
| 60 | | P0_7 | | | | | | AN0_7 |
| 61 | | P0_6 | | | | | | AN0_6 |
| 62 | | P0_5 | | | | | | AN0_5 |
| 63 | | P0_4 | | | | | | AN0_4 |
| 64 | | P0_3 | | | | | | AN0_3 |
| 65 | | P0_2 | | | | | | AN0_2 |
| 66 | | P0_1 | | | | | | AN0_1 |
| 67 | | P0_0 | | | | | | AN0_0 |
| 68 | | P10_7 | KI3 | | | | | AN_7 |
| 69 | | P10_6 | KI2 | | | | | AN_6 |
| 70 | | P10_5 | KI1 | | | | | AN_5 |
| 71 | | P10_4 | KI0 | | | | | AN_4 |
| 72 | | P10_3 | | | | | | AN_3 |
| 73 | | P10_2 | | | | | | AN_2 |
| 74 | | P10_1 | | | | | | AN_1 |
| | AVSS | _ | | | | | | _ |
| 76 | | P10_0 | | | | | | AN_0 |
| | VREF | | | | | | | _ |
| | AVCC | | | | | | | |
| 79 | | P9_7 | | | | RXD4 | | AN2_7 |
| 80 | | P9_6 | | | | TXD4 | | AN2_6 |




Figure 1.8 Pin Assignments for 64-Pin Package (Top View)

Set bits PACR2 to PACR0 in the PACR register to 010b before signals are input or output to individual pins after reset. When the PACR register is not set, signals are not input or output for some of the pins.

Table 1.15 Pin Names, 64-Pin Package (1/2)

| | I | | | | | | Multi- | |
|------------|----------------|------|------------------|-----------|-------------|--|---------------------------------------|---------------|
| Pin No. | Control pin | Port | Interrupt Pin | Timer Pin | Timer S Pin | UART/CAN/LIN/Serial Bus Interface Pin | master I ² C-bus Pin | Analog Pin |
| 1 | | P9_1 | | TB1IN | | | | AN3_1/ DA0 |
| 2 | CLKOUT | P9_0 | | TB0IN | | | | AN3_0 |
| 3 | CNVSS | | | | | | | |
| 4 | XCIN | P8_7 | | | | | | |
| 5 | XCOUT | P8_6 | | | | | | |
| 6 | RESET | | | | | | | |
| 7 | XOUT | | | | | | | |
| 8 | VSS | | | | | | | |
| 9 | XIN | | | | | | | |
| 10 | VCC | | | | | | | |
| 11 | | P8_5 | NMI | SD | | | | |
| 12 | | P8_4 | ĪNT2 | ZP | | | | |
| 13 | | P8_3 | ĪNT1 | | | | | |
| 14 | | P8_2 | ĪNT0 | | | | | |
| 15 | | P8_1 | | TA4IN/Ū | TSUDB | | | |
| 16 | | P8_0 | | TA4OUT/U | TSUDA | | | |
| 17 | | P7_7 | | TA3IN | | CRX1 ⁽¹⁾ | | |
| 18 | | P7_6 | | TA3OUT | | CTX1 ⁽¹⁾ | | |
| 19 | | P7_5 | | TA2IN/W | | LINOIN | | |
| 20 | | P7_4 | | TA2OUT/W | | LIN0OUT | | |
| 21 | | P7_3 | | TA1IN/V | | CTS2/RTS2/TXD1 | | |
| 22 | | P7_2 | | TA1OUT/V | | CLK2/RXD1 | | |
| 23 | | P7_1 | | TA0IN | | RXD2/SCL2/CLK1 | | |
| 24 | | P7_0 | | TA0OUT | | TXD2/SDA2/CTS1/RTS1 | | |
| 25 | | P6_7 | | | | TXD1 | | |
| 26 | | P6_6 | | | | RXD1 | | |
| 27 | | P6_5 | | | | CLK1 | | |
| 28 | | P6_4 | | | | CTS1/RTS1 | | |
| 29 | | P3_3 | | | | CTS3/RTS3 / SCS0 | | |
| 30 | | P3_2 | | | | TXD3 / SSO0 | | |

1. Pins CTX1 and CRX1 are only available in the M16C/5M Group.

Table 1.16 Pin Names, 64-Pin Package (2/2)

| Pin No. | Control pin | Port | Interrupt Pin | Timer Pin | Timer S Pin | UART/CAN/LIN/Serial Bus Interface Pin | Multi- master I ² C-bus pin | Analog Pin |
|------------|----------------|-------|------------------|-----------|-----------------|--|---|------------|
| 31 | | P3_1 | | | | RXD3 / SSI0 | | |
| 32 | | P3_0 | | | | CLK3 / SSCK0 | | |
| 33 | | P6_3 | | | | TXD0 | | |
| 34 | | P6_2 | | | | RXD0 | | |
| 35 | | P6_1 | | | | CLK0 | | |
| 36 | | P6_0 | | RTCOUT | | CTS0/RTS0 | | |
| 37 | | P2_7 | | | OUTC1_7/INPC1_7 | | | |
| 38 | | P2_6 | | | OUTC1_6/INPC1_6 | | | |
| 39 | | P2_5 | | | OUTC1_5/INPC1_5 | | | |
| 40 | | P2_4 | | | OUTC1_4/INPC1_4 | | | |
| 41 | | P2_3 | | | OUTC1_3/INPC1_3 | | | |
| 42 | | P2_2 | | | OUTC1_2/INPC1_2 | | | |
| 43 | | P2_1 | | | OUTC1_1/INPC1_1 | | SCLMM | |
| 44 | | P2_0 | | | OUTC1_0/INPC1_0 | | SDAMM | |
| 45 | | P1_7 | ĪNT5 | IDU | INPC1_7 | | | |
| 46 | | P1_6 | ĪNT4 | IDW | | | | |
| 47 | | P1_5 | ĪNT3 | IDV | | | | ADTRG |
| 48 | | P0_3 | | | | | | AN0_3 |
| 49 | | P0_2 | | | | | | AN0_2 |
| 50 | | P0_1 | | | | | | AN0_1 |
| 51 | | P0_0 | | | | | | AN0_0 |
| 52 | | P10_7 | KI3 | | | | | AN_7 |
| 53 | | P10_6 | KI2 | | | | | AN_6 |
| 54 | | P10_5 | KI1 | | | | | AN_5 |
| 55 | | P10_4 | KI0 | | | | | AN_4 |
| 56 | | P10_3 | | | | | | AN_3 |
| 57 | | P10_2 | | | | | | AN_2 |
| 58 | | P10_1 | | | | | | AN_1 |
| 59 | AVSS | | | | | | | |
| 60 | | P10_0 | | | | | | AN_0 |
| 61 | VREF | | | | | | | |
| 62 | AVCC | | | | | | | |
| 63 | | P9_3 | | | | CTX0 ⁽¹⁾ | | AN2_4 |
| 64 | | P9_2 | | TB2IN | | CRX0 ⁽¹⁾ | | AN3_2 |

Note:
1. Pins CTX0 and CRX0 are only available in the M16C/5M Group.

1.6 Pin Functions

Table 1.17 Pin Functions (64-Pin, 80-Pin, and 100-Pin Packages)

| Signal Name | Pin Name | I/O | Description |
|------------------------------------|--|-----|--|
| Power supply | VCC, VSS | I | Apply 3.0 V to 5.5 V to the VCC pin and 0 V to the VSS pin. |
| Analog power supply | AVCC, AVSS | I | Power supply for the A/D converter and D/A converter. Pins AVCC and AVSS should be connected to VCC and VSS, respectively. |
| Reset input | RESET | I | Driving this pin low resets the MCU. |
| CNVSS | CNVSS | I | Connect to VSS via a resistor. |
| Main clock input | XIN | I | Input/output for the main clock oscillator. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. (1) |
| Main clock output | XOUT | 0 | To apply an external clock, connect it to XIN and leave XOUT open. When XIN is not used, connect XIN to VCC pin and leave XOUT open. |
| Sub clock input | XCIN | I | Input/output for the sub clock oscillator. Connect a crystal |
| Sub clock output | XCOUT | 0 | oscillator between XCIN and XCOUT. (1) |
| Clock output | CLKOUT | 0 | This pin outputs the clock having the same frequency as f1, f8, f32, or fC. |
| INT interrupt input | INTO to INT5 | ı | Input for INT interrupt |
| NMI input | NMI | I | Input for NMI |
| Key input interrupt | KI0 to KI3 | I | Input for the key input interrupt |
| | TA0OUT to TA4OUT | I/O | Timers A0 to A4 input/output |
| Timer A | TA0IN to TA4IN | I | Timers A0 to A4 input |
| | ZP | I | Input for Z-phase |
| Timer B | TB0IN to TB2IN | I | Timers B0 to B2 input |
| Three-phase motor | $U,\overline{U},V,\overline{V},W,\overline{W}$ | 0 | Output for three-phase motor control timer |
| control timer | IDU, IDW, IDV, SD | I | Input for three-phase motor control timer |
| Real-time clock | RTCOUT | 0 | Output for real-time clock |
| | CTS0 to CTS3 | I | Input to control data transmission |
| | RTS0 to RTS3 | 0 | Output to control data reception |
| Serial interface UART0 to UART3 | CLK0 to CLK3 | I/O | Transfer clock input/output |
| DAINTO IO DAINTO | RXD0 to RXD3 | I | Serial data input |
| | TXD0 to TXD3 | 0 | Serial data output |
| UART2 | SDA2 | I/O | Serial data input/output |
| I ² C mode | SCL2 | I/O | Transfer clock input/output |
| Multi-master I ² C | SDAMM | I/O | Serial data input/output |
| bus | SCLMM | 1/0 | Transfer clock input/output |

Note:

1. Please contact the oscillator manufacturer for oscillation characteristic.

Table 1.18 Pin Functions (64-Pin, 80-Pin, and 100-Pin Packages)

| Signal Name | Pin Name | I/O | Description |
|-------------------------|--|-----|--|
| Reference voltage input | VREF | I | Reference voltage input for the A/D converter and D/A converter. |
| A/D converter | AN_0 to AN_7 AN0_0 to AN0_3 AN3_0 to AN3_2 | I | Analog input |
| | ADTRG | I | Input for an external trigger |
| | INPC1_0 to INPC1_7 | I | Input for time measurement function |
| Timer S | OUTC1_0 to OUTC1_7 | 0 | Output for waveform generating function |
| | TSUDA, TSUDB | I | Two-phase pulse input |
| CAN Module (1) | CRX0, CRX1 | I | Receive data input for CAN communication |
| CAN Module (1) | CTX0, CTX1 | 0 | Transmit data output for CAN communication |
| D/A converter | DA0 | 0 | Output for the D/A converter |
| LIN module | LIN0OUT | 0 | Transmit data output for LIN communication |
| Liiv module | LINOIN | I | Receive data input for LIN communication |
| | SSO0 | 0 | Serial data output |
| Serial bus interface | SSI0 | I | Serial data input |
| Serial bus interface | SSCK0 | I/O | Input/output for transmit/receive clock |
| | SCS0 | I | Input to control the serial interface |
| I/O port | P0_0 to P0_3 P1_5 to P1_7 P2_0 to P2_7 P3_0 to P3_3 P6_0 to P6_7 P7_0 to P7_7 P8_0 to P8_7 P9_0 to P9_3 P10_0 to P10_7 | I/O | CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. For input ports, pull-up resistor is selectable for every unit of 4 bits. However, P8_5 output is N-channel open drain output and does not have a pull-up resistor. Port P8_5 shares the pin with NMI, so that the NMI input level can be read from the P8 register P8_5 bit. |

Note:
1. There is the CAN module only in the M16C/5M Group.

Table 1.19 Pin Functions (100-Pin Package Only)

| Signal Name | Pin Name | I/O | Description |
|---------------------|--------------------------------------|-----|--|
| INT interrupt input | INT6 and INT7 | ı | Input for INT interrupt |
| Timer B | TB3IN to TB5IN | ı | Timers B3 to B5 input |
| I/O port | P4_0 to P4_7 P5_0 to P5_7 P9_4 | I/O | CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. For input ports, pull-up resistor is selectable for every unit of 4 bits. |

Table 1.20 Pin Functions (80-Pin and 64-Pin Package Only)

| Signal Name | Pin Name | I/O | Description |
|---------------|----------|-----|--------------|
| A/D converter | AN2_4 | I | Analog input |

Table 1.21 Pin Functions (100-Pin and 80-Pin Package Only)

| Signal Name | Pin Name | I/O | Description |
|---------------------------|--|-----|--|
| | CLK4 | I/O | Transfer clock input/output |
| Serial Interface UART4 | RXD4 | ı | Serial data input |
| | TXD4 | 0 | Serial data output |
| A/D converter | AN0_4 to AN0_7 AN2_0 to AN2_3 AN2_5 to AN2_7 | I | Analog input |
| I/O port | P0_4 to P0_7 P1_0 to P1_4 P3_4 to P3_7 P9_5 to P9_7 | I/O | CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. For input ports, Pull-up resistor is selectable for every unit of 4 bits. |

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. Seven registers (R0, R1, R2, R3, A0, A1, and FB) out of 13 compose a register bank, and there are two register banks.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0, R1, R2, and R3 are 16-bit registers used for transfer, arithmetic, and logic operations. R0 and R1 can be split into upper (R0H/R1H) and lower (R0L/R1L) bits to be used separately as 8-bit data registers. R0 can be combined with R2, and R3 can be combined with R1 and be used as 32-bit data registers R2R0 and R3R1, respectively.

2.2 Address Registers (A0 and A1)

A0 and A1 are 16-bit registers used for indirect addressing, relative addressing, transfer, arithmetic, and logic operations. A0 can be combined with A1 and used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register that is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

2.5 Program Counter (PC)

The PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The USP and ISP stack pointers (SP) are each comprised of 16 bits. The U flag is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

2.8.1 Carry Flag (C Flag)

The C flag retains a carry, borrow, or shift-out bit generated by the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z Flag)

The Z flag becomes 1 when an arithmetic operation results in 0. Otherwise, it becomes 0.

2.8.4 Sign Flag (S Flag)

The S flag becomes 1 when an arithmetic operation results in a negative value. Otherwise, it becomes 0.

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O Flag)

The O flag becomes 1 when an arithmetic operation results in an overflow. Otherwise, it becomes 0.



2.8.7 Interrupt Enable Flag (I Flag)

The I flag enables maskable interrupts.

Maskable interrupts are disabled when the I flag is 0, and enabled when it is 1. The I flag becomes 0 when an interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0. USP is selected when the U flag is 1.

The U flag becomes 0 when a hardware interrupt request is accepted, or the INT instruction of software interrupt number 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from 0 to 7.

If a requested interrupt has higher priority than IPL, the interrupt request is enabled.

2.8.10 Reserved Areas

Only set these bits to 0. The read value is undefined.



3. Memory

Special function registers (SFRs) are allocated from address 00000h to 003FFh and from 0D000h to 0D7FFh. Peripheral function control registers are located here. All blank spaces within SFRs are reserved, so do not access any blank spaces.

The internal RAM is allocated from address 00400h to superior direction. For example, a 8-Kbyte internal RAM is addressed from 00400h to 023FFh. The internal RAM is used not only for data storage but also for stack area when subroutines are called or when interrupt request are acknowledged.

The internal ROM is flash memory. Four internal ROM areas are available: E²dataFlash, data flash, program ROM 1, and program ROM 2.

The data flash is addressed from 0E000h to 0FFFFh. This data flash space is used not only for data storage but also for program storage.

Program ROM 2 is assigned addresses 10000h to 13FFFh. Program ROM 1 is assigned addresses FFFFFh to inferior direction. For example, the 64-Kbyte program ROM 1 space has addresses F0000h to FFFFFh.


The E^2 dataFlash is not shown in the memory map because the E2FA register value is used as an address. The E^2 dataFlash cannot be used for program storage. Whether the E^2 dataFlash is provided or not depends on the product.

The special page vectors are assigned addresses FFE00h to FFFD7h. They are used for the JMPS instruction and JSRS instruction. Refer to the M16C/60, M16C/20, M16C/Tiny Series Software Manual for details.

The fixed vector table for interrupts, ID code write address, OFS1 address and OSF2 address are assigned addresses FFFDBh to FFFFFh.

The 256 bytes beginning with the start address set in the INTB register compose the relocatable vector table for interrupts.





RENESAS

Figure 3.1 Memory Map

4. Special Function Registers (SFRs)

4.1 SFRs

An SFR is a control register for a peripheral function.

Table 4.1 SFR Information (1) (1)

| Address | Register | Symbol | Reset Value |
|---------|--|--------|---|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 0000 1000b |
| 0006h | System Clock Control Register 0 | CM0 | 0100 1000b |
| 0007h | System Clock Control Register 1 | CM1 | 0010 0000b |
| 0008h | | | |
| 0009h | | | |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | | | |
| 000Ch | Oscillation Stop Detection Register | CM2 | 0X00 0010b ⁽³⁾ |
| 000Dh | | | |
| 000Eh | | | |
| 000Fh | | | |
| 0010h | Program 2 Area Control Register | PRG2C | XXXX XX00b |
| 0011h | | | |
| 0012h | Peripheral Clock Select Register | PCLKR | 0000 0011b |
| 0013h | | | |
| 0014h | | | |
| 0015h | Clock Prescaler Reset Flag | CPSRF | 0XXX XXXXb |
| 0016h | | | |
| 0017h | | | |
| 0018h | Reset Source Determine Register | RSTFR | XX0X 001Xb (hardware reset) ⁽⁴⁾ |
| 0019h | Voltage Detector 2 Flag Register | VCR1 | 0000 1000b ⁽²⁾ |
| 001Ah | Voltage Detector Operation Enable Register | VCR2 | 000X 0000b (2, 5) 001X 0000b (2, 6) |
| 001Bh | | | |
| 001Ch | PLL Control Register 0 | PLC0 | 0X01 X010b |
| 001Dh | | | |
| 001Eh | Processor Mode Register 2 | PM2 | XX00 0X01b |
| 001Fh | | | |

X: Undefined

Notes:

- 1. The blank areas are reserved. No access is allowed.
- 2. Software reset, watchdog timer reset, oscillator stop detect reset, and voltage monitor 2 reset do not affect the following registers: the VCR1 register and the VCR2 register.
- 3. Oscillator stop detect reset does not affect bits CM20, CM21, and CM27.
- 4. The state of bits in the RSTFR register depends on the reset type.
- This is the reset value when the LVDAS bit of the OFS1 address is 1 during hardware reset.
- 6. This is the reset value after voltage monitor 0 reset, power-on reset, or when the LVDAS bit of the OFS1 address is 0 during hardware reset.



Table 4.2 SFR Information (2) (1)

| Address | Register | Symbol | Reset Value |
|---------|--|--------|--|
| 0020h | | | |
| 0021h | | | |
| 0022h | 40 MHz On-Chip Oscillator Control Register 0 | FRA0 | XXXX XX00b |
| 0023h | | | |
| 0024h | 40 MHz On-Chip Oscillator Control Register 2 | FRA2 | 0XX0 X000b |
| 0025h | | | |
| 0026h | Voltage Monitor Function Select Register | VWCE | 00h |
| 0027h | | | |
| 0028h | Voltage Detector 2 Level Select Register | VD2LS | 0000 0100b ⁽²⁾ |
| 0029h | | | |
| 002Ah | Voltage Monitor 0 Control Register | VW0C | 1100 1X10b ^(3, 4) 1100 1X11b ^(3, 5) |
| 002Bh | | | |
| 002Ch | Voltage Monitor 2 Control Register | VW2C | 1000 0X10b (3, 6) |
| 002Dh | | | |
| 002Eh | | | |
| 002Fh | | | |
| 0030h | | | |
| 0031h | | | |
| 0032h | | | |
| 0033h | | | |
| 0034h | | | |
| 0035h | | | |
| 0036h | | | |
| 0037h | | | |
| 0038h | | | |
| 0039h | | | |
| 003Ah | | | |
| 003Bh | | | |
| 003Ch | | | |
| 003Dh | | | |
| 003Eh | | | |
| 003Fh | | | |

Notes:

- 1. The blank areas are reserved. No access is allowed.
- 2. Hardware reset, power-on reset, voltage monitor 0 reset, or voltage monitor 2 reset.
- 3. Software reset, watchdog timer reset, oscillator stop detect reset, and voltage monitor 2 reset do not affect the following registers or bit: the VW0C register, and bits VW2C2 and VW2C3 in the VW2C register.
- 4. This is the reset value when the LVDAS bit of the OFS1 address is 1 during hardware reset
- 5. This is the reset value after voltage monitor 0 reset, power-on reset, or when the LVDAS bit of the OFS1 address is 0 during hardware reset.
- 6. This is the reset value after hardware reset, power-on reset, or voltage monitor 0 reset

Table 4.3 SFR Information (3) (1)

| Address | Register | Symbol | Reset Value |
|---------|---|------------------|-------------|
| 0040h | | | |
| 0041h | E ² dataFlash Interrupt Control Register | E2FIC | XXXX X000b |
| 0042h | INT7 Interrupt Control Register Serial Bus Interface 0 Interrupt Control Register | INT7IC SS0IC | XX00 X000b |
| 0043h | INT6 Interrupt Control Register LIN0 Interrupt Control Register | INT6IC LIN0IC | XX00 X000b |
| 0044h | INT3 Interrupt Control Register | INT3IC | XX00 X000b |
| 0045h | Timer B5 Interrupt Control Register | TB5IC | XXXX X000b |
| 0046h | Timer B4 Interrupt Control Register | TB4IC | XXXX X000b |
| 0047h | Timer B3 Interrupt Control Register | TB3IC | XXXX X000b |
| 0048h | INT5 Interrupt Control Register | INT5IC | XX00 X000b |
| 0049h | INT4 Interrupt Control Register | INT4IC | XX00 X000b |
| 004Ah | UART2 Bus Collision Detection Interrupt Control Register Task Monitoring Timer Interrupt Control Register | BCNIC TMOSIC | XXXX X000b |
| 004Bh | DMA0 Interrupt Control Register | DM0IC | XXXX X000b |
| 004Ch | DMA1 Interrupt Control Register | DM1IC | XXXX X000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXX X000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXX X000b |
| 004Fh | UART2 Transmit Interrupt Control Register | S2TIC | XXXX X000b |
| 0050h | UART2 Receive Interrupt Control Register | S2RIC | XXXX X000b |
| 0051h | UART0 Transmit Interrupt Control Register LIN0 Low Detection Interrupt Control Register | S0TIC L0WIC | XXXX X000b |
| 0052h | UART0 Receive Interrupt Control Register | SORIC | XXXX X000b |
| 0053h | UART1 Transmit Interrupt Control Register | S1TIC | XXXX X000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXX X000b |
| 0055h | Timer A0 Interrupt Control Register | TA0IC | XXXX X000b |
| 0056h | Timer A1 Interrupt Control Register | TA1IC | XXXX X000b |
| 0057h | Timer A2 Interrupt Control Register | TA2IC | XXXX X000b |
| 0058h | Timer A3 Interrupt Control Register | TA3IC | XXXX X000b |
| 0059h | Timer A4 Interrupt Control Register | TA4IC | XXXX X000b |
| 005Ah | Timer B0 Interrupt Control Register | TB0IC | XXXX X000b |
| 005Bh | Timer B1 Interrupt Control Register | TB1IC | XXXX X000b |
| 005Ch | Timer B2 Interrupt Control Register | TB2IC | XXXX X000b |
| 005Dh | INTO Interrupt Control Register | INT0IC | XX00 X000b |
| 005Eh | INT1 Interrupt Control Register | INT1IC | XX00 X000b |
| 005Fh | INT2 Interrupt Control Register | INT2IC | XX00 X000b |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.4 SFR Information (4) (1)

| Address | Register | Symbol | Reset Value |
|---------|--|----------|-------------|
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | | | |
| 0069h | DMA2 Interrupt Control Register | DM2IC | XXXX X000b |
| 006Ah | DMA3 Interrupt Control Register | DM3IC | XXXX X000b |
| 006Bh | CAN 1 Receive Completion Interrupt Control Register | C1RIC | XXXX X000b |
| 006Ch | CAN 1 Transmit Completion Interrupt Control Register | C1TIC | XXXX X000b |
| 006Dh | CAN 1 Receive FIFO Interrupt Control Register | C1FRIC | XXXX X000b |
| 006Eh | CAN 1 Transmit FIFO Interrupt Control Register | C1FTIC | XXXX X000b |
| | UART4 Transmit Interrupt Control Register | S4TIC | XXXX X000b |
| 006Fh | Real-Time Clock Compare Interrupt Control Register | RTCCIC | |
| 0070h | UART4 Receive Interrupt Control Register | S4RIC | XXXX X000b |
| 0071h | CAN0 Wakeup Interrupt Control Register | COWIC | XXXX X000b |
| 0072h | UART3 Transmit Interrupt Control Register | S3TIC | XXXX X000b |
| | CANO Error Interrupt Control Register | COEIC | |
| 20701 | UART3 Receive Interrupt Control Register | S3RIC | XXXX X000b |
| 0073h | CAN 1 Wakeup Interrupt Control Register | C1WIC | |
| 0074 | Real-Time Clock Cycle Interrupt Control Register | RTCTIC | XXXX X000b |
| 0074h | CAN 1 Error Interrupt Control Register | C1EIC | |
| 0075h | CAN0 Receive Completion Interrupt Control Register | CORIC | XXXX X000b |
| 0076h | CAN0 Transmit Completion Interrupt Control Register | COTIC | XXXX X000b |
| 0077h | CAN0 Receive FIFO Interrupt Control Register | C0FRIC | XXXX X000b |
| 0078h | CAN0 Transmit FIFO Interrupt Control Register | COFTIC | XXXX X000b |
| 0079h | IC/OC Interrupt 0 Control Register | ICOC0IC | XXXX X000b |
| 007Ah | IC/OC Channel 0 Interrupt Control Register | ICOCH0IC | XXXX X000b |
| 007Bh | IC/OC Interrupt 1 Control Register | ICOC1IC | XXXX X000b |
| | I2C-bus Interface Interrupt Control Register | IICIC | |
| 007Ch | IC/OC Channel 1 Interrupt Control Register | ICOCH1IC | XXXX X000b |
| | SCL/SDA Interrupt Control Register | SCLDAIC | |
| 007Dh | IC/OC Channel 2 Interrupt Control Register | ICOCH2IC | XXXX X000b |
| 007Eh | IC/OC Channel 3 Interrupt Control Register | ICOCH3IC | XXXX X000b |
| 007Fh | IC/OC Base Timer Interrupt Control Register | BTIC | XXXX X000b |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.5 SFR Information (5) (1)

| Address | Register | Symbol | Reset Value |
|----------------|--|----------|-----------------|
| 0080h | E ² dataFlash Address Register | | 00h |
| 0081h | | | 00h |
| 0082h | | E2FA | XXh |
| 0083h | | | XXh |
| 0084h | | <u> </u> | 7001 |
| 0085h | | | |
| 0086h | | | |
| 0087h | | | |
| 0088h | | E2FI | 00h |
| 0089h | E ² dataFlash Command Register | | XXh |
| 008Ah | | | 70 |
| 008Bh | | | |
| 008Ch | | | XXh |
| 008Dh | E ² dataFlash Data Register | E2FD | XXh |
| 008Eh | | <u> </u> | 77/11 |
| 008Fh | | | |
| 0090h | E ² dataFlash Mode Register | E2FM | 00h |
| 0091h | L-uatar lastr Mode Register | LZI IVI | 0011 |
| 0091h | E ² dataFlash Control Register | E2FC | XXXX XXX0b |
| 0092h | E-udiariasii Coniioi Registei | LZI C | XXXX XXXOD |
| 0093h | E ² dataFlash Status Register 1 | E2FS1 | XXXX XXX0b |
| 0094H | E-uatariasii Status Register I | LZI 31 | XXXX XXX00 |
| 0095h | | | |
| 0096h | | | |
| 0097h | | | |
| 0098h | | | |
| 0099h | | | |
| 009An | | | |
| 009Bh | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009En | | | |
| | | | |
| 00A0h | E2 late Floor Otata Decision | 50500 | 0000 0000 |
| 00A1h | E ² dataFlash Status Register 0 | E2FS0 | 0X00 XXXXb |
| 00A2h | | | |
| 00A3h | | | |
| 00A4h 00A5h | | | |
| | | | |
| 00A6h | | | |
| 00A7h | | | |
| 00A8h | | | |
| 00A9h 00AAh | | | |
| | | | |
| 00ABh | | | |
| 00ACh | | | |
| 00ADh | | | |
| 00AEh | | | |
| 00AFh | | | |
| 00B0h to | | | |
| 015Fh | | | V 11: 1: 6: - 1 |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.6 SFR Information (6) (1)

| Address | Register | Symbol | Reset Value |
|---------|--------------------------------------|--------|-------------|
| 0160h | | | |
| 0161h | LIN Wakeup Baud Rate Select Register | LWBR | 00h |
| 0162h | LIN Baud Rate Prescaler 0 Register | LBRP0 | 00h |
| 0163h | LIN Baud Rate Prescaler 1 Register | LBRP1 | 00h |
| 0164h | LIN Self-test Control Register | LSTC | 00h |
| 0165h | LIN Port Clock Control Register | LPC | 00h |
| 0166h | | | |
| 0167h | | | |
| 0168h | LIN0 Mode Register | LOMD | 00h |
| 0169h | LIN0 Break Field Setting Register | L0BRK | 00h |
| | LIN0 Space Width Setting Register | LOSPC | 00h |
| 016Bh | LIN0 Wakeup Setting Register | LOWUP | 00h |
| 016Ch | LIN0 Interrupt Enable Register | LOIE | 00h |
| 016Dh | LIN0 Error Detection Enable Register | L0EDE | 00h |
| 016Eh | LIN0 Control Register | LOC | 00h |
| 016Fh | | | |
| 0170h | LIN0 Transmit Control Register | LOTC | 00h |
| 0171h | LIN0 Mode Status Register | LOMST | 00h |
| 0172h | LIN0 Status Register | L0ST | 00h |
| 0173h | LIN0 Error Status Register | L0EST | 00h |
| 0174h | LIN0 Response Field Setting Register | LORFC | 00h |
| 0175h | LIN0 ID Buffer Register | LOIDB | XXh |
| 0176h | LIN0 Check Sum Buffer Register | L0CB | XXh |
| 0177h | | | |
| 0178h | LIN0 Data 1 Buffer Register | L0DB1 | XXh |
| 0179h | LIN0 Data 2 Buffer Register | L0DB2 | XXh |
| 017Ah | LIN0 Data 3 Buffer Register | L0DB3 | XXh |
| | LIN0 Data 4 Buffer Register | L0DB4 | XXh |
| 017Ch | LIN0 Data 5 Buffer Register | L0DB5 | XXh |
| 017Dh | LIN0 Data 6 Buffer Register | L0DB6 | XXh |
| 017Eh | LIN0 Data 7 Buffer Register | L0DB7 | XXh |
| 017Fh | LIN0 Data 8 Buffer Register | L0DB8 | XXh |

Note:

Table 4.7 SFR Information (7) (1)

| Address | Register | Symbol | Reset Value |
|---------|--------------------------|--------|-------------|
| 0180h | DMA0 Source Pointer | SAR0 | XXh |
| 0181h | | | XXh |
| 0182h | 1 | | 0Xh |
| 0183h | | | |
| 0184h | | | XXh |
| 0185h | DMA0 Destination Pointer | DAR0 | XXh |
| 0186h | 1 | | 0Xh |
| 0187h | | | |
| 0188h | DMAQ Terrefor Country | TODO | XXh |
| 0189h | DMA0 Transfer Counter | TCR0 | XXh |
| 018Ah | | | |
| 018Bh | | | |
| 018Ch | DMA0 Control Register | DM0CON | 0000 0X00b |
| 018Dh | | | |
| 018Eh | | | |
| 018Fh | | | |
| 0190h | | | XXh |
| 0191h | DMA1 Source Pointer | SAR1 | XXh |
| 0192h | | | 0Xh |
| 0193h | | | |
| 0194h | | | XXh |
| 0195h | DMA1 Destination Pointer | DAR1 | XXh |
| 0196h | 1 | | 0Xh |
| 0197h | | | |
| 0198h | | TCR1 _ | XXh |
| 0199h | DMA1 Transfer Counter | | XXh |
| 019Ah | | | |
| 019Bh | | | |
| 019Ch | DMA1 Control Register | DM1CON | 0000 0X00b |
| 019Dh | 3 | | |
| 019Eh | | | |
| 019Fh | | | |
| 01A0h | | | XXh |
| 01A1h | DMA2 Source Pointer | SAR2 | XXh |
| 01A2h | † | | 0Xh |
| 01A3h | | | |
| 01A4h | | | XXh |
| | DMA2 Destination Pointer | DAR2 | XXh |
| 01A6h | † | | 0Xh |
| 01A7h | | | |
| 01A8h | DUIGT (O) | | XXh |
| 01A9h | DMA2 Transfer Counter | TCR2 | XXh |
| 01AAh | | | |
| 01ABh | | | |
| 01ACh | DMA2 Control Register | DM2CON | 0000 0X00b |
| 01ADh | Ŭ . | | |
| 01AEh | | | |
| 01AFh | | | |

Note:

Table 4.8 SFR Information (8) (1)

| Address | Register | Symbol | Reset Value |
|---------|---|--|-------------|
| 01B0h | rogister | Cyllibol | XXh |
| 01B1h | DMA3 Source Pointer | SAR3 | XXh |
| 01B1h | DW/10 Godice i olitici | - | 0Xh |
| 01B3h | | | OAH |
| 01B4h | | | XXh |
| 01B5h | DMA3 Destination Pointer | DAR3 | XXh |
| 01B6h | DW/10 Destination Forner | D/110 | 0Xh |
| 01B7h | | | O/AII |
| 01B8h | | | XXh |
| 01B9h | DMA3 Transfer Counter | TCR3 | XXh |
| 01BAh | | | 7,4,11 |
| 01BBh | | | |
| 01BCh | DMA3 Control Register | DM3CON | 0000 0X00b |
| 01BDh | Zinine Centrel Hegieter | Divideory | 0000 071000 |
| 01BEh | | + | |
| 01BFh | | + | |
| 01C0h | | | XXh |
| 01C1h | -Timer B0-1 Register | TB01 - | XXh |
| 01C2h | Times D4.4 Denietes | | XXh |
| 01C3h | Timer B1-1 Register | TB11 | XXh |
| 01C4h | | | XXh |
| 01C5h | Timer B2-1 Register | TB21 | XXh |
| | Pulse Period/Pulse Width Measurement Mode Function Select | | |
| 01C6h | Register 1 | PPWFS1 | XXXX X000b |
| 01C7h | | | |
| 01C8h | Timer B Count Source Select Register 0 | TBCS0 | 00h |
| 01C9h | Timer B Count Source Select Register 1 | TBCS1 | X0h |
| 01CAh | | | |
| 01CBh | Timer AB Division Control Register 0 | TCKDIVC0 | 0000 X000b |
| 01CCh | | | |
| 01CDh | | | |
| 01CEh | | | |
| 01CFh | | | |
| 01D0h | Timer A Count Source Select Register 0 | TACS0 | 00h |
| 01D1h | Timer A Count Source Select Register 1 | TACS1 | 00h |
| 01D2h | Timer A Count Source Select Register 2 | TACS2 | X0h |
| 01D3h | | | |
| | 16-bit Pulse Width Modulation Mode Function Select Register | PWMFS | 0XX0 X00Xb |
| 01D5h | Timer A Waveform Output Function Select Register | TAPOFS | XXX0 0000b |
| 01D6h | | | |
| 01D7h | | | |
| 01D8h | Timer A Output Waveform Change Enable Register | TAOW | XXX0 X00Xb |
| 01D9h | | | |
| 01DAh | Three-Phase Protect Control Register | TPRC | 00h |
| 01DBh | | | |
| 01DCh | | | |
| 01DDh | | | |
| 01DEh | | | |
| 01DFh | | 1 | |

Note:

Table 4.9 SFR Information (9) (1)

| Table 4.3 | SER Information (9) | | |
|-----------|--|--------|-------------|
| Address | Register | Symbol | Reset Value |
| 01E0h | Timer B3-1 Register | TB31 _ | XXh |
| 01E1h | Timer b3-1 Register | 1031 | XXh |
| 01E2h | Timer B4-1 Register | TB41 | XXh |
| 01E3h | Timer 64-1 Register | 1041 | XXh |
| 01E4h | Timer B5-1 Register | TB51 _ | XXh |
| 01E5h | Timer b5-1 Register | 1001 | XXh |
| 01E6h | Pulse Period/Pulse Width Measurement Mode Function Select Register 2 | PPWFS2 | XXXX X000b |
| 01E7h | | | |
| 01E8h | Timer B Count Source Select Register 2 | TBCS2 | 00h |
| 01E9h | Timer B Count Source Select Register 3 | TBCS3 | X0h |
| 01EAh | | | |
| 01EBh | | | |
| 01ECh | | | |
| 01EDh | | | |
| 01EEh | | | |
| 01EFh | | | |
| 01F0h | Took Manitar Timer Degister | TMOS | XXh |
| 01F1h | Task Monitor Timer Register | TIVIOS | XXh |
| 01F2h | Task Monitor Timer Count Start Flag | TMOSSR | XXXX XXX0b |
| 01F3h | Task Monitor Timer Count Source Select Register | TMOSCS | XXXX 0000b |
| 01F4h | Task Monitor Timer Protect Register | TMOSPR | 00h |
| 01F5h | | | |
| 01F6h | | | |
| 01F7h | | | |
| 01F8h | | | |
| 01F9h | | | |
| 01FAh | | | |
| 01FBh | | | |
| 01FCh | | | |
| 01FDh | | | |
| 01FEh | | | |
| 01FFh | | | |
| 0200h | | | |
| 0201h | | | |
| 0202h | | | |
| 0203h | | | |
| 0204h | Interrupt Source Select Register 4 | IFSR4A | 00h |
| 0205h | Interrupt Source Select Register 3 | IFSR3A | 00h |
| 0206h | Interrupt Source Select Register 2 | IFSR2A | 00h |
| 0207h | Interrupt Source Select Register | IFSR | 00h |
| 0208h | | | |
| 0209h | | | |
| 020Ah | | | |
| 020Bh | | | |
| 020Ch | | | |
| 020Dh | | | |
| 020Eh | Address Match Interrupt Enable Register | AIER | XXXX XX00b |
| | Address Match Interrupt Enable Register 2 | AIER2 | XXXX XX00b |

Note:

Table 4.10 SFR Information (10) (1)

| Address | Register | Symbol | Reset Value |
|-----------------|------------------------------------|---------|-----------------------------|
| 0210h | register | Symbol | 00h |
| 0210II | Address Match Interrupt Register 0 | RMAD0 | 00h |
| 0211II 0212h | Address Match Interrupt Register 0 | RIVIADO | X0h |
| | | | XUII |
| 0213h | | | 0.01 |
| 0214h | | | 00h |
| 0215h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0216h | | | X0h |
| 0217h | | | |
| 0218h | | | 00h |
| 0219h | Address Match Interrupt Register 2 | RMAD2 | 00h |
| 021Ah | | | X0h |
| 021Bh | | | |
| 021Ch | | | 00h |
| 021Dh | Address Match Interrupt Register 3 | RMAD3 | 00h |
| 021Eh | | | X0h |
| 021Fh | | | |
| | | _ | 0000 0001b |
| 0220h | Flach Mamony Control Pagistor 0 | FMR0 | (Other than user boot mode) |
| 022011 | Flash Memory Control Register 0 | FIVIRU | 0010 0001b |
| | | | (User boot mode) |
| 0221h | Flash Memory Control Register 1 | FMR1 | 00X0 XX0Xb |
| 0222h | Flash Memory Control Register 2 | FMR2 | XXXX 0000b |
| 0223h | Flash Memory Control Register 3 | FMR3 | XXXX 0000b |
| 0224h | | _ | |
| 0225h | | | |
| 0226h | | | |
| 0227h | | | |
| 0228h | | | |
| 0229h | | | |
| 022Ah | | | |
| 022Bh | | | |
| 022Ch | | | |
| 022Dh | | | + |
| 022Eh | | | + |
| 022Eh | | | |
| 022F11 | Floob Momony Control Dogistor 6 | FMR6 | XX0X XX00b |
| 0230h | Flash Memory Control Register 6 | LINILO | ^^U^ ^^UU |
| | | | + |
| 0232h | | | - |
| 0233h | | | |
| 0234h | | | |
| 0235h | | | |
| 0236h | | | |
| 0237h | | | |
| 0238h | | | |
| 0239h | | | |
| 023Ah | | | |
| 023Bh | | | |
| 023Ch | | | |
| 023Dh | | | |
| 023Eh | | | |
| 023Fh | | | |
| - | • | | Y: Undofined |

Note:

Table 4.11 SFR Information (11) (1)

| Address | Register | Symbol | Reset Value |
|---------|---|----------|-------------|
| 0240h | | | |
| 0241h | | | |
| 0242h | | | |
| 0243h | | | |
| 0244h | | | |
| 0245h | | | |
| 0246h | | | |
| 0247h | | | |
| 0248h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 0249h | UART0 Bit Rate Register | U0BRG | XXh |
| 024Ah | LIADTO Transmit Buffer Degister | U0TB — | XXh |
| 024Bh | -UART0 Transmit Buffer Register | 0016 | XXh |
| 024Ch | UART0 Transmit/Receive Control Register 0 | U0C0 | 0000 1000b |
| 024Dh | UART0 Transmit/Receive Control Register 1 | U0C1 | 0000 0010b |
| 024Eh | LIARTO Receive Ruffer Register | LIODE | XXh |
| 024Fh | -UART0 Receive Buffer Register | U0RB — | XXh |
| 0250h | | | |
| 0251h | | | |
| 0252h | UART Clock Select Register | UCLKSEL0 | X0h |
| 0253h | | | |
| 0254h | | | |
| 0255h | | | |
| 0256h | | | |
| 0257h | | | |
| 0258h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 0259h | UART1 Bit Rate Register | U1BRG | XXh |
| 025Ah | LIADT1 Transmit Buffer Degister | U1TB | XXh |
| 025Bh | -UART1 Transmit Buffer Register | l our | XXh |
| 025Ch | UART1 Transmit/Receive Control Register 0 | U1C0 | 0000 1000b |
| 025Dh | UART1 Transmit/Receive Control Register 1 | U1C1 | 0000 0010b |
| 025Eh | LIADTA Bassiva Buffer Basister | U1RB | XXh |
| 025Fh | -UART1 Receive Buffer Register | l OIRB | XXh |
| 0260h | | | |
| 0261h | | | |
| 0262h | | | |
| 0263h | | | |
| 0264h | UART2 Special Mode Register 4 | U2SMR4 | 00h |
| 0265h | UART2 Special Mode Register 3 | U2SMR3 | 000X 0X0Xb |
| 0266h | UART2 Special Mode Register 2 | U2SMR2 | X000 0000b |
| 0267h | UART2 Special Mode Register | U2SMR | X000 0000b |
| 0268h | UART2 Transmit/Receive Mode Register | U2MR | 00h |
| 0269h | UART2 Bit Rate Register | U2BRG | XXh |
| 026Ah | UART2 Transmit Buffer Register | U2TB — | XXh |
| 026Bh | TOAKTZ Hallotlik bullet Keylotet | UZID | XXh |
| 026Ch | UART2 Transmit/Receive Control Register 0 | U2C0 | 0000 1000b |
| 026Dh | UART2 Transmit/Receive Control Register 1 | U2C1 | 0000 0010b |
| 026Eh | UART2 Receive Buffer Register | U2RB — | XXh |
| 026Fh | TUANTZ NECEIVE DUITEL NEUISTEL | I UZKD — | XXh |

Note:

Table 4.12 SFR Information (12) (1)

| Address | Register | Symbol | Reset Value |
|---------|---|--------|---------------------|
| 0270h | | | |
| 0271h | | | |
| 0272h | | | |
| 0273h | | | |
| 0274h | | | |
| 0275h | | | |
| 0276h | | | |
| 0277h | | | |
| 0278h | | | |
| 0279h | | | |
| 027Ah | | | |
| 027Bh | | | |
| 027Ch | | | |
| 027Dh | | | |
| 027Eh | | | |
| 027Fh | | | |
| 0280h | | | |
| 0281h | | | |
| 0282h | | | |
| 0283h | | | |
| 0284h | | | |
| 0285h | | | |
| 0286h | | | |
| 0287h | | | |
| 0288h | | | |
| 0289h | | | |
| 028Ah | | | |
| 028Bh | | | |
| 028Ch | | | |
| 028Dh | | | |
| 028Eh | | | |
| 028Fh | | | |
| 0290h | | | |
| 0291h | | | |
| 0292h | | | |
| 0293h | | | |
| 0294h | | | |
| 0295h | | | |
| 0296h | | | |
| 0297h | HARTAT A SANCTON MARKET BOOK | 11445 | 001 |
| 0298h | UART4 Transmit/Receive Mode Register | U4MR | 00h |
| 0299h | UART4 Bit Rate Register | U4BRG | XXh |
| 029Ah | UART4 Transmit Buffer Register | U4TB | XXh |
| 029Bh | | | XXh |
| 029Ch | UART4 Transmit/Receive Control Register 0 | U4C0 | 0000 1000b |
| 029Dh | UART4 Transmit/Receive Control Register 1 | U4C1 | 0000 0010b |
| 029Eh | UART4 Receive Buffer Register | U4RB — | XXh XXh |
| 029Fh | | | XXN Y: Undofined |

Note:

Table 4.13 SFR Information (13) (1)

| Address | Register | Symbol | Reset Value |
|---------|--|----------------|-------------------|
| 02A0h | | | |
| 02A1h | | | |
| 02A2h | | | |
| 02A3h | | | |
| 02A4h | | | |
| 02A5h | | | |
| 02A6h | | | |
| 02A7h | | | |
| 02A8h | UART3 Transmit/Receive Mode Register | U3MR | 00h |
| 02A9h | UART3 Bit Rate Register | U3BRG | XXh |
| 02AAh | LIADTO Transmit Duffer Desister | LISTR | XXh |
| 02ABh | UART3 Transmit Buffer Register | U3TB – | XXh |
| 02ACh | UART3 Transmit/Receive Control Register 0 | U3C0 | 0000 1000b |
| 02ADh | UART3 Transmit/Receive Control Register 1 | U3C1 | 0000 0010b |
| 02AEh | HADTO Describe D. West Describes | LIODE | XXh |
| 02AFh | UART3 Receive Buffer Register | U3RB – | XXh |
| 02B0h | I2C0 Data Shift Register | S00 | XXh |
| 02B1h | | | |
| 02B2h | I2C0 Address Register 0 | S0D0 | 0000 000Xb |
| 02B3h | I2C0 Control Register 0 | S1D0 | 00h |
| 02B4h | I2C0 Clock Control Register | S20 | 00h |
| 02B5h | I2C0 Start/Stop Condition Control Register | S2D0 | 0001 1010b |
| 02B6h | I2C0 Control Register 1 | S3D0 | 0011 0000b |
| 02B7h | I2C0 Control Register 2 | S4D0 | 00h |
| 02B8h | I2C0 Status Register 0 | S10 | 0001 000Xb |
| 02B9h | I2C0 Status Register 1 | S11 | XXXX X000b |
| 02BAh | I2C0 Address Register 1 | S0D1 | 0000 000Xb |
| 02BBh | I2C0 Address Register 2 | S0D2 | 0000 000Xb |
| 02BCh | 1200 100 | 3022 | |
| 02BDh | | | |
| 02BEh | | | |
| 02BFh | | | |
| 02C0h | Time Measurement Register 0 | G1TM0 | XXh |
| 02C1h | Waveform Generation Register 0 | G1P00 | XXh |
| 02C2h | Time Measurement Register 1 | G1TM1 | XXh |
| 02C2h | Waveform Generation Register 1 | G1PO1 | XXh |
| 02C3h | Time Measurement Register 2 | G1TM2 | XXh |
| 02C4H | Waveform Generation Register 2 | G1PO2 | XXh |
| 02C5h | Time Measurement Register 3 | G1TM3 | XXh |
| 02C7h | Waveform Generation Register 3 | G1PO3 | XXh |
| 02C7fi | Time Measurement Register 4 | G1TM4 | XXh |
| 02C8h | Waveform Generation Register 4 | G1PO4 | XXh |
| | I = | | |
| 02CAh | Time Measurement Register 5 Waveform Generation Register 5 | G1TM5 G1PO5 | XXh |
| 02CBh | _ | | XXh |
| 02CCh | Time Measurement Register 6 | G1TM6 | XXh |
| 02CDh | Waveform Generation Register 6 | G1PO6 | XXh |
| 02CEh | Time Measurement Register 7 | G1TM7 | XXh |
| 02CFh | Waveform Generation Register 7 | G1P07 | XXh Y: Undofir |

Note:

Table 4.14 SFR Information (14) (1)

| Address | Register | Symbol | Reset Value |
|----------------|--|----------|--------------------|
| 02D0h | Waveform Generation Control Register 0 | G1POCR0 | 0X00 XX00b |
| 02D0H | Waveform Generation Control Register 1 | G1POCR0 | 0X00 XX00b |
| 02D111 | Waveform Generation Control Register 2 | G1POCR1 | 0X00 XX00b |
| 02D2h | Waveform Generation Control Register 2 | G1POCR2 | 0X00 XX00b |
| 02D3H | | G1POCR4 | 0X00 XX00b |
| | Waveform Generation Control Register 4 | | |
| 02D5h | Waveform Generation Control Register 5 | G1POCR5 | 0X00 XX00b |
| 02D6h | Waveform Generation Control Register 6 | G1POCR6 | 0X00 XX00b |
| 02D7h | Waveform Generation Control Register 7 | G1POCR7 | 0X00 XX00b |
| 02D8h | Time Measurement Control Register 0 | G1TMCR0 | 00h |
| 02D9h | Time Measurement Control Register 1 | G1TMCR1 | 00h |
| 02DAh | Time Measurement Control Register 2 | G1TMCR2 | 00h |
| 02DBh | Time Measurement Control Register 3 | G1TMCR3 | 00h |
| 02DCh | Time Measurement Control Register 4 | G1TMCR4 | 00h |
| 02DDh | Time Measurement Control Register 5 | G1TMCR5 | 00h |
| 02DEh | Time Measurement Control Register 6 | G1TMCR6 | 00h |
| 02DFh | Time Measurement Control Register 7 | G1TMCR7 | 00h |
| 02E0h | Base Timer Register | G1BT — | XXh |
| 02E1h | | | XXh |
| 02E2h | Base Timer Control Register 0 | G1BCR0 | 00h |
| 02E3h | Base Timer Control Register 1 | G1BCR1 | 00h |
| 02E4h | Time Measurement Prescaler Register 6 | G1TPR6 | 00h |
| 02E5h | Time Measurement Prescaler Register 7 | G1TPR7 | 00h |
| 02E6h | Function Enable Register | G1FE | 00h |
| 02E7h | Function Select Register | G1FS | 00h |
| 02E8h | D # D 1D 11 | CARTER | XXh |
| 02E9h | Base Timer Reset Register | G1BTRR — | XXh |
| 02EAh | Count Source Divide Register | G1DV | 00h |
| 02EBh | 9 | | |
| 02ECh | Waveform Output Master Enable Register | G10ER | 00h |
| 02EDh | 3.1 | | |
| 02EEh | Timer S I/O Control Register 0 | G1IOR0 | 00h |
| 02EFh | Timer S I/O Control Register 1 | G1IOR1 | 00h |
| 02F0h | Interrupt Request Register | G1IR | XXh |
| 02F1h | Interrupt Enable Register 0 | G1IE0 | 00h |
| 02F2h | Interrupt Enable Register 1 | G1IE1 | 00h |
| 02F3h | | | 5311 |
| 02F4h | | + | |
| 02F5h | | | |
| 02F6h | | | |
| 02F7h | | | |
| 02F8h | | | |
| 02F9h | | | |
| 02FAh | | | |
| 02FBh | | | |
| 02FCh | | | |
| 02FCh 02FDh | | | |
| | | | |
| 02FEh | NMI Digital Debounce Register | NDDR | FFh |
| 02FFh | P1_7 Digital Debounce Register | P17DDR | FFh X: Undefine |

Note:

Table 4.15 SFR Information (15) (1)

| Address | Register | Symbol | Reset Value |
|----------------|---|--------|--------------------|
| 0300h | Timer B3/B4/B5 Count Start Flag | TBSR | 000X XXXXb |
| 0301h | | | |
| 0302h | Time an AA A De sileten | T0.44 | XXh |
| 0303h | Timer A1-1 Register | TA11 | XXh |
| 0304h | T. 40.4B : 4 | T101 | XXh |
| 0305h | Timer A2-1 Register | TA21 | XXh |
| 0306h | | | XXh |
| 0307h | Timer A4-1 Register | TA41 | XXh |
| 0308h | Three-Phase PWM Control Register 0 | INVC0 | 00h |
| 0309h | Three-Phase PWM Control Register 1 | INVC1 | 00h |
| 030Ah | Three-Phase Output Buffer Register 0 | IDB0 | XX11 1111b |
| 030Bh | Three-Phase Output Buffer Register 1 | IDB1 | XX11 1111b |
| 030Ch | Dead Time Timer | DTT | XXh |
| 030Dh | Timer B2 Interrupt Generation Frequency Set Counter | ICTB2 | XXh |
| 030Eh | Position-Data-Retain Function Control Register | PDRF | XXXX 0000b |
| 030En | 1 OSIGOT-Data-Netalit i unction Control Negister | FUNE | 7777 UUUUD |
| 030Fn 0310h | | | VVh |
| | Timer B3 Register | TB3 | XXh |
| 0311h | | | XXh |
| 0312h | Timer B4 Register | TB4 | XXh |
| 0313h | | | XXh |
| 0314h | Timer B5 Register | TB5 | XXh |
| 0315h | J | XXh | |
| 0316h | | | |
| 0317h | | | |
| 0318h | Port Function Control Register | PFCR | 0011 1111b |
| 0319h | | | |
| 031Ah | | | |
| 031Bh | Timer B3 Mode Register | TB3MR | 00XX 0000b |
| 031Ch | Timer B4 Mode Register | TB4MR | 00XX 0000b |
| 031Dh | Timer B5 Mode Register | TB5MR | 00XX 0000b |
| 031Eh | | | |
| 031Fh | | | |
| 0320h | Count Start Flag | TABSR | 00h |
| 0321h | | | |
| 0322h | One-Shot Start Flag | ONSF | 00h |
| 0323h | Trigger Select Register | TRGSR | 00h |
| 0324h | Increment/Decrement Flag | UDF | 00h |
| 0325h | <u> </u> | | - |
| 0326h | | | XXh |
| 0327h | Timer A0 Register | TA0 | XXh |
| 0328h | | | XXh |
| 0329h | Timer A1 Register | TA1 | XXh |
| 032Ah | | | XXh |
| 032Bh | Timer A2 Register | TA2 | XXh |
| 032Bn | | | |
| | Timer A3 Register | TA3 | XXh |
| 032Dh | | | XXh |
| 032Eh | Timer A4 Register | TA4 | XXh |
| 032Fh | _ | | XXh X: Undefine |

Note:

Table 4.16 SFR Information (16) (1)

| Address | Register | Symbol | Reset Value |
|---------|--|-----------|-------------|
| 0330h | Timer B0 Register | TB0 | XXh |
| 0331h | Timer by Register | 160 | XXh |
| 0332h | Timor P1 Pogistor | TB1 | XXh |
| 0333h | Timer B1 Register | IDI | XXh |
| 0334h | Timer B2 Register | TB2 | XXh |
| 0335h | Timer bz Negister | 162 | XXh |
| 0336h | Timer A0 Mode Register | TA0MR | 00h |
| 0337h | Timer A1 Mode Register | TA1MR | 00h |
| 0338h | Timer A2 Mode Register | TA2MR | 00h |
| 0339h | Timer A3 Mode Register | TA3MR | 00h |
| 033Ah | Timer A4 Mode Register | TA4MR | 00h |
| 033Bh | Timer B0 Mode Register | TB0MR | 00XX 0000b |
| 033Ch | Timer B1 Mode Register | TB1MR | 00XX 0000b |
| 033Dh | Timer B2 Mode Register | TB2MR | 00XX 0000b |
| 033Eh | Timer B2 Special Mode Register | TB2SC | X000 0000b |
| 033Fh | - | | |
| 0340h | Real-Time Clock Second Data Register | RTCSEC | 00h |
| 0341h | Real-Time Clock Minute Data Register | RTCMIN | X000 0000b |
| 0342h | Real-Time Clock Hour Data Register | RTCHR | XX00 0000b |
| 0343h | Real-Time Clock Day Data Register | RTCWK | XXXX X000b |
| 0344h | Real-Time Clock Control Register 1 | RTCCR1 | 0000 X00Xb |
| 0345h | Real-Time Clock Control Register 2 | RTCCR2 | X000 0000b |
| 0346h | Real-Time Clock Count Source Select Register | RTCCSR | XXX0 0000b |
| 0347h | | | |
| 0348h | Real-Time Clock Second Compare Data Register | RTCCSEC | X000 0000b |
| 0349h | Real-Time Clock Minute Compare Data Register | RTCCMIN | X000 0000b |
| 034Ah | Real-Time Clock Hour Compare Data Register | RTCCHR | X000 0000b |
| 034Bh | | | |
| 034Ch | | | |
| 034Dh | | | |
| 034Eh | | | |
| 034Fh | | | |
| 0350h | | | |
| 0351h | | | |
| 0352h | | | |
| 0353h | SS0 Bit Counter Register | SS0BR | 1111 1000b |
| 0354h | - | | FFh |
| 0355h | SS0 Transmit Data Register | SS0TDR — | FFh |
| 0356h | | | FFh |
| 0357h | SS0 Receive Data Register | SS0RDR — | FFh |
| 0358h | SS0 Control Register H | SS0CRH | 00h |
| 0359h | SS0 Control Register L | SSOCRL | 0111 1101b |
| 035Ah | SS0 Mode Register | SSOMR | 0001 0000b |
| 035Bh | SS0 Enable Register | SS0ER | 00h |
| 035Ch | SS0 Status Register | SSOSR | 00h |
| 035Dh | SS0 Mode Register 2 | SS0MR2 | 00h |
| 035Eh | OOO MOGE Neglotel 2 | JJUIVII\Z | JUII |
| 035En | | | |

Note:

Table 4.17 SFR Information (17) (1)

| Address | Register | Symbol | Reset Value |
|---------|---------------------------------------|--------|--------------------|
| 0360h | Pull-Up Control Register 0 | PUR0 | 00h |
| 0361h | Pull-Up Control Register 1 | PUR1 | 00h |
| 0362h | Pull-Up Control Register 2 | PUR2 | 00h |
| 0363h | | | |
| 0364h | | | |
| 0365h | | | |
| 0366h | Port Control Register | PCR | 0XX0 0XX0b |
| 0367h | | | |
| 0368h | | | |
| 0369h | | | |
| 036Ah | | | |
| 036Bh | | | |
| 036Ch | Input Threshold Select Register 0 | VLT0 | 00h |
| 036Dh | Input Threshold Select Register 1 | VLT1 | 00h |
| 036Eh | Input Threshold Select Register 2 | VLT2 | XX00 0000b |
| 036Fh | | | |
| 0370h | Pin Assignment Control Register | PACR | 0XXX X000b |
| 0371h | | | |
| 0372h | | | |
| 0373h | | | |
| 0374h | | | |
| 0375h | | | |
| 0376h | | | |
| 0377h | | | |
| 0378h | | | |
| 0379h | | | |
| 037Ah | | | |
| 037Bh | | | |
| 037Ch | Count Source Protection Mode Register | CSPR | 00h ⁽²⁾ |
| 037Dh | Watchdog Timer Refresh Register | WDTR | XXh |
| 037Eh | Watchdog Timer Start Register | WDTS | XXh |
| 037Fh | Watchdog Timer Control Register | WDC | 00XX XXXXb |
| 0380h | | | |
| 0381h | | | |
| 0382h | | | |
| 0383h | | | |
| 0384h | | | |
| 0385h | | | |
| 0386h | | | |
| 0387h | | | |
| 0388h | | | |
| 0389h | | | |
| 038Ah | | | |
| 038Bh | | | |
| 038Ch | | | |
| 038Dh | | | |
| 038Eh | | | |
| 038Fh | | | |

Notes:

- 1. The blank areas are reserved. No access is allowed.
- 2. When the CSPROINI bit in the OFS1 address is 0, the reset value is 10000000b.

Table 4.18 SFR Information (18) (1)

| Address | Register | Symbol | Reset Value |
|---------|---|-----------|--------------|
| 0390h | DMA2 Source Select Register | DM2SL | 00h |
| 0391h | | | |
| 0392h | DMA3 Source Select Register | DM3SL | 00h |
| 0393h | | | |
| 0394h | | | |
| 0395h | | | |
| 0396h | | | |
| 0397h | | | |
| 0398h | DMA0 Source Select Register | DM0SL | 00h |
| 0399h | | | |
| 039Ah | DMA1 Source Select Register | DM1SL | 00h |
| 039Bh | | | |
| 039Ch | | | |
| 039Dh | | | |
| 039Eh | | | |
| 039Fh | | | |
| 03A0h | | | |
| 03A1h | | | |
| 03A2h | Open-Circuit Detection Assist Function Register | AINRST | XX00 XXXXb |
| 03A3h | Speri Circuit Batcation / toolet unation register | 7.1141.01 | 70100 701010 |
| 03A4h | | | |
| 03A5h | | | |
| 03A6h | | | |
| 03A7h | | | |
| 03A8h | | | |
| 03A9h | | | |
| 03AAh | | | |
| 03ABh | | | |
| 03ACh | | | |
| 03ADh | | | |
| 03AEh | | | |
| 03AFh | | | |
| 03B0h | | | |
| 03B1h | | | |
| 03B2h | | | |
| 03B2h | | | |
| 03B4h | | | XXXX XXXXb |
| 03B5h | SFR Snoop Address Register | CRCSAR - | 00XX XXXXb |
| 03B6h | CRC Mode Register | CRCMR | 0XXX XXX0b |
| 03B7h | - To mode regions | SITOMIT | 0,000,000 |
| 03B8h | | | |
| 03B9h | | | |
| 03BAh | | | |
| 03BBh | | | |
| 03BCh | | | XXh |
| 03BDh | CRC Data Register | CRCD - | XXh |
| 03BEh | CRC Input Register | CRCIN | XXh |
| 03BEh | one input negister | OIXOIIV | WII |
| 000111 | | | X: Undefined |

Note:

Table 4.19 SFR Information (19) (1)

| Address | Register | Symbol | Reset Value |
|---------|----------------------------|-------------|--------------|
| 03C0h | A/D Desister 0 | ADO | XXXX XXXXb |
| 03C1h | A/D Register 0 | AD0 | 0000 00XXb |
| 03C2h | A/D Denistand | A.D.4 | XXXX XXXXb |
| 03C3h | A/D Register 1 | AD1 | 0000 00XXb |
| 03C4h | A/D De sister O | ADO | XXXX XXXXb |
| 03C5h | A/D Register 2 | AD2 | 0000 00XXb |
| 03C6h | A/D D | 450 | XXXX XXXXb |
| 03C7h | A/D Register 3 | AD3 | 0000 00XXb |
| 03C8h | A/D Decision A | 101 | XXXX XXXXb |
| 03C9h | A/D Register 4 | AD4 | 0000 00XXb |
| 03CAh | 1/D D | 105 | XXXX XXXXb |
| 03CBh | A/D Register 5 | AD5 | 0000 00XXb |
| 03CCh | | | XXXX XXXXb |
| 03CDh | A/D Register 6 | AD6 | 0000 00XXb |
| 03CEh | | | XXXX XXXXb |
| 03CFh | A/D Register 7 | AD7 | 0000 00XXb |
| 03D0h | | | |
| 03D1h | | | |
| 03D2h | | | |
| 03D3h | | | |
| 03D4h | A/D Control Register 2 | ADCON2 | 0000 X00Xb |
| 03D5h | | | |
| 03D6h | A/D Control Register 0 | ADCON0 | 0000 0XXXb |
| 03D7h | A/D Control Register 1 | ADCON1 | 0000 X000b |
| 03D8h | D/A0 Register | DA0 | 00h |
| 03D9h | | 27.0 | |
| 03DAh | | | |
| 03DBh | | | |
| 03DCh | D/A Control Register | DACON | 00h |
| 03DDh | | | |
| 03DEh | | | |
| 03DFh | | | |
| 03E0h | Port P0 Register | P0 | XXh |
| 03E1h | Port P1 Register | P1 | XXh |
| 03E2h | Port P0 Direction Register | PD0 | 00h |
| 03E3h | Port P1 Direction Register | PD1 | 00h |
| 03E4h | Port P2 Register | P2 | XXh |
| 03E5h | Port P3 Register | P3 | XXh |
| 03E6h | Port P2 Direction Register | PD2 | 00h |
| 03E7h | Port P3 Direction Register | PD3 | 00h |
| 03E8h | Port P4 Register | P4 | XXh |
| 03E9h | Port P5 Register | P5 | XXh |
| 03EAh | Port P4 Direction Register | PD4 | 00h |
| 03EBh | Port P5 Direction Register | PD5 | 00h |
| 03ECh | Port P6 Register | P6 | XXh |
| 03EDh | Port P7 Register | P7 | XXh |
| 03EEh | Port P6 Direction Register | PD6 | 00h |
| 03EFh | Port P7 Direction Register | PD7 | 00h |
| 002111 | 1 Cit i Dirodion Rogiotoi | 101 | X: Undefined |

Note:

SFR Information (20) ⁽¹⁾ **Table 4.20**

| Address | Register | Symbol | Reset Value |
|---------|-----------------------------|--------|-------------|
| 03F0h | Port P8 Register | P8 | XXh |
| 03F1h | Port P9 Register | P9 | XXh |
| 03F2h | Port P8 Direction Register | PD8 | 00h |
| 03F3h | Port P9 Direction Register | PD9 | 00h |
| 03F4h | Port P10 Register | P10 | XXh |
| 03F5h | | | |
| 03F6h | Port P10 Direction Register | PD10 | 00h |
| 03F7h | | | |
| 03F8h | | | |
| 03F9h | | | |
| 03FAh | | | |
| 03FBh | | | |
| 03FCh | | | |
| 03FDh | | | |
| 03FEh | | | |
| 03FFh | | | |

Note:

SFR Information (21) (1) **Table 4.21**

| | or it information (21) (7 | | |
|----------------|-------------------------------------|--------|--------------------|
| Address | Register | Symbol | Reset Value |
| D1F0h | | | |
| D1F1h | | | |
| D1F2h | | | |
| D1F3h | | | |
| D1F4h | | | |
| D1F5h | | | |
| D1F6h | | | |
| D1F7h | | | |
| D1F8h | | | |
| D1F9h | | | |
| D1FAh | | | |
| D1FBh | | | |
| D1FCh | | | |
| D1FDh | | | |
| D1FEh | | | |
| D1FFh | | | |
| D200h | | | XXh |
| D201h | CANA Mailbay Or Magagge Identifier | | XXh |
| D202h | -CAN1 Mailbox 0: Message Identifier | | XXh |
| D203h | 1 | | XXh |
| D204h | | | |
| D205h | CAN1 Mailbox 0: Data Length | | XXh |
| D206h | Ť | | XXh |
| D207h | - | 2.115 | XXh |
| D208h | - | C1MB0 | XXh |
| D209h | 1 | | XXh |
| D20Ah | CAN1 Mailbox 0: Data Field | | XXh |
| D20Bh | † | | XXh |
| D20Ch | 1 | | XXh |
| D20Dh | 1 | | XXh |
| D20Eh | | | XXh |
| D20Fh | CAN1 Mailbox 0: Time Stamp | | XXh |
| D210h | | | XXh |
| D211h | 1 | | XXh |
| D212h | CAN1 Message Identifier | | XXh |
| D213h | 1 | | XXh |
| D214h | | | 2000 |
| D21411 | CAN1 Mailbox 1: Data Length | | XXh |
| D216h | J Mandon II Batta Edilgari | | XXh |
| D217h | - | | XXh |
| D21711 | - | C1MB1 | XXh |
| D219h | - | | XXh |
| D21911 | -CAN1 Mailbox 1: Data Field | | XXh |
| D21Ah D21Bh | - | | XXh |
| | - | | |
| D21Ch | 4 | | XXh |
| D21Dh | | | XXh |
| D21Eh | CAN1 Mailbox 1: Time Stamp | | XXh |
| D21Fh | · | | XXh X: Undefine |

Note:

SFR Information (22) (1) **Table 4.22**

| Address | Register | Symbol | Reset Value |
|-----------------|------------------------------------|--------|-------------|
| D220h | | | XXh |
| D221h | CAN1 Mailbox 2: Message Identifier | | XXh |
| D222h | | | XXh |
| D223h | | | XXh |
| D224h | | | |
| D225h | CAN1 Mailbox 2: Data Length | | XXh |
| D226h | - | | XXh |
| D227h | | 0.115 | XXh |
| D228h | | C1MB2 | XXh |
| D229h | OANAM III O BAA FIALI | | XXh |
| D22Ah | CAN1 Mailbox 2: Data Field | | XXh |
| D22Bh | | | XXh |
| D22Ch | | | XXh |
| D22Dh | | | XXh |
| D22Eh | CANIA Maille ave Or Time Otto | | XXh |
| D22Fh | CAN1 Mailbox 2: Time Stamp | | XXh |
| D230h | | | XXh |
| D231h | 1 | | XXh |
| D232h | CAN1 Mailbox 3: Message Identifier | | XXh |
| D233h | | | XXh |
| D234h | | | |
| D235h | CAN1 Mailbox 3: Data Length | | XXh |
| D236h | | | XXh |
| D237h | - | | XXh |
| D238h | - | C1MB3 | XXh |
| D239h | - | | XXh |
| D23Ah | CAN1 Mailbox 3: Data Field | | XXh |
| D23Bh | - | | XXh |
| D23Ch | - | | XXh |
| D23Dh | - | | XXh |
| D23Eh | | | XXh |
| D23Fh | -CAN1 Mailbox 3: Time Stamp | | XXh |
| D240h | | | XXh |
| D240h | - | | XXh |
| D24111 | CAN1 Mailbox 4: Message Identifier | | XXh |
| D243h | - | | XXh |
| D243h | | | 77/11 |
| D24411 D245h | CAN1 Mailbox 4: Data Length | | XXh |
| D246h | O. I. T. Mailbox 4. Data Longin | | XXh |
| D24011 D247h | - | | XXh |
| D24711 D248h | - | C1MB4 | XXh |
| D249h | - | | XXh |
| D24911 D24Ah | -CAN1 Mailbox 4: Data Field | | XXh |
| D24An D24Bh | - | | XXh |
| | - | | |
| D24Ch | - | | XXh |
| D24Dh | | | XXh |
| D24Eh | CAN1 Mailbox 4: Time Stamp | | XXh |
| D24Fh | | | XXh |

Note:

SFR Information (23) (1) **Table 4.23**

| Register | Symbol | Reset Value |
|------------------------------------|---|---|
| | | XXh |
| CAN1 Mailbox 5: Message Identifier | | XXh |
| | | XXh |
| | | XXh |
| | | |
| CAN1 Mailbox 5: Data Length | | XXh |
| | | XXh |
| 1 | CAMPE | XXh |
| | CTMB5 | XXh |
| OANA Maillean E. Barra Einli | | XXh |
| -CAN1 Mailbox 5: Data Field | | XXh |
| 1 | | XXh |
| - | | XXh |
| - | | XXh |
| | | XXh |
| CAN1 Mailbox 5: Time Stamp | | XXh |
| | | XXh |
| 1 | | XXh |
| CAN1 Mailbox 6: Message Identifier | | XXh |
| - | | XXh |
| | | AAII |
| CANA Mailbox 6: Data Longth | | XXh |
| CAN I Mailbox 6. Data Length | | XXh |
| - | | |
| - | C1MB6 | XXh |
| _ | | XXh |
| CAN1 Mailbox 6: Data Field | | XXh |
| _ | | XXh |
| | | XXh |
| | | XXh |
| | | XXh |
| CAN1 Mailhox 6: Time Stamp | | XXh |
| or are managed of time etamp | | XXh |
| | | XXh |
| CAN1 Mailbox 7: Message Identifier | | XXh |
| Orati Manbox 1. Micosago Identinei | | XXh |
| | | XXh |
| | | |
| CAN1 Mailbox 7: Data Length | | XXh |
| | | XXh |
| 1 | CAMPA | XXh |
| 1 | CIMB/ | XXh |
| CANIA Mailhay 7: Data Field | | XXh |
| -CAN1 Mailbox 7: Data Field | | XXh |
| - | | XXh |
| 1 | | |
| 1 | | XXh |
| | | XXh XXh |
| CAN1 Mailbox 7: Time Stamp | | XXh XXh XXh |
| | CAN1 Mailbox 5: Message Identifier CAN1 Mailbox 5: Data Length CAN1 Mailbox 5: Data Field CAN1 Mailbox 5: Time Stamp CAN1 Mailbox 6: Message Identifier CAN1 Mailbox 6: Data Length CAN1 Mailbox 6: Data Field CAN1 Mailbox 6: Time Stamp CAN1 Mailbox 7: Message Identifier CAN1 Mailbox 7: Data Length | CAN1 Mailbox 5: Message Identifier CAN1 Mailbox 5: Data Length CAN1 Mailbox 5: Data Field CAN1 Mailbox 5: Time Stamp CAN1 Mailbox 6: Message Identifier CAN1 Mailbox 6: Data Length CAN1 Mailbox 6: Data Field CAN1 Mailbox 6: Time Stamp CAN1 Mailbox 7: Message Identifier CAN1 Mailbox 7: Data Length CAN1 Mailbox 7: Data Length CAN1 Mailbox 7: Data Length |

Note:

Table 4.24 SFR Information (24) (1)

| Address | Register | Symbol | Reset Value |
|-----------------|-------------------------------------|--------|-------------|
| D280h | | | XXh |
| D281h | CAN1 Mailbox 8: Message Identifier | | XXh |
| D282h | OANT MAIIDOX O. MESSAYE IGENTINE | | XXh |
| D283h | | | XXh |
| D284h | | | |
| D285h | CAN1 Mailbox 8: Data Length | | XXh |
| D286h | | | XXh |
| D287h | | CAMPO | XXh |
| D288h | | C1MB8 | XXh |
| D289h | OANIA MATILIA O BATA FILI | | XXh |
| D28Ah | CAN1 Mailbox 8: Data Field | | XXh |
| D28Bh | | | XXh |
| D28Ch | | | XXh |
| D28Dh | 1 | | XXh |
| D28Eh | | | XXh |
| D28Fh | CAN1 Mailbox 8: Time Stamp | | XXh |
| D290h | | | XXh |
| D291h | 1 | | XXh |
| D292h | CAN1 Mailbox 9: Message Identifier | | XXh |
| D293h | 1 | | XXh |
| D294h | | | 7001 |
| D29411 | CAN1 Mailbox 9: Data Length | | XXh |
| D296h | Orter Manbox 6. Data Longin | | XXh |
| D297h | | | XXh |
| D298h | - | C1MB9 | XXh |
| D299h | - | | XXh |
| D29Ah | CAN1 Mailbox 9: Data Field | | XXh |
| D29An | - | | XXh |
| D29Ch | - | | XXh |
| D29Ch | - | | XXh |
| D29Eh | | | XXh |
| D29EII D29Fh | CAN1 Mailbox 9: Time Stamp | | XXh |
| | | | XXh |
| D2A0h | - | | |
| D2A1h | CAN1 Mailbox 10: Message Identifier | | XXh |
| D2A2h | - | | XXh |
| D2A3h | | | XXh |
| D2A4h | CANA Mailhay 40, Data Lair -th | | VVI |
| D2A5h | CAN1 Mailbox 10: Data Length | | XXh |
| D2A6h | _ | | XXh |
| D2A7h | | C1MB10 | XXh |
| D2A8h | | | XXh |
| D2A9h | CAN1 Mailbox 10: Data Field | | XXh |
| D2AAh | | | XXh |
| D2ABh | | | XXh |
| D2ACh | | | XXh |
| D2ADh | | | XXh |
| D2AEh | CAN1 Mailbox 10: Time Stamp | | XXh |
| D2AFh | Orari Malibox 10. Time Stamp | | XXh |

Note:

SFR Information (25) (1) **Table 4.25**

| Address | Register | Symbol | Reset Value |
|-----------------|--------------------------------------|---------|-------------|
| D2B0h | | | XXh |
| D2B1h | CANIA Mailboy 44: Massaga Identifier | | XXh |
| D2B2h | -CAN1 Mailbox 11: Message Identifier | | XXh |
| D2B3h | 1 | | XXh |
| D2B4h | | | |
| D2B5h | CAN1 Mailbox 11: Data Length | | XXh |
| D2B6h | | | XXh |
| D2B7h | | 0414544 | XXh |
| D2B8h | 1 | C1MB11 | XXh |
| D2B9h | | | XXh |
| D2BAh | -CAN1 Mailbox 11: Data Field | | XXh |
| D2BBh | 1 | | XXh |
| D2BCh | | | XXh |
| D2BDh | | | XXh |
| D2BEh | | | XXh |
| D2BFh | CAN1 Mailbox 11: Time Stamp | | XXh |
| D2C0h | | | XXh |
| D2C1h | 1 | | XXh |
| D2C2h | CAN1 Mailbox 12: Message Identifier | | XXh |
| D2C3h | - | | XXh |
| D2C4h | | | 7001 |
| D2C5h | CAN1 Mailbox 12: Data Length | | XXh |
| D2C6h | CANT Mailbox 12. Data Length | | XXh |
| D2C7h | 4 | C1MB12 | XXh |
| D2C7h | - | | XXh |
| D2C9h | - | | XXh |
| D2C9h | -CAN1 Mailbox 12: Data Field | | XXh |
| D2CAII D2CBh | - | | XXh |
| D2CGh | 4 | | XXh |
| D2CCII | 4 | | XXh |
| | | | |
| D2CEh | CAN1 Mailbox 12: Time Stamp | | XXh |
| D2CFh | · | | XXh |
| D2D0h | 1 | | XXh |
| D2D1h | CAN1 Mailbox 13: Message Identifier | | XXh |
| D2D2h | | | XXh |
| D2D3h | | | XXh |
| D2D4h | CANIA Maille and 40. Data Land | | 200 |
| D2D5h | CAN1 Mailbox 13: Data Length | | XXh |
| D2D6h | _ | | XXh |
| D2D7h | | C1MB13 | XXh |
| D2D8h | | | XXh |
| D2D9h | -CAN1 Mailbox 13: Data Field | | XXh |
| D2DAh | | | XXh |
| D2DBh | | | XXh |
| D2DCh | | | XXh |
| D2DDh | | | XXh |
| D2DEh | CAN1 Mailbox 13: Time Stamp | | XXh |
| D2DFh | | | XXh |

Note:

SFR Information (26) (1) **Table 4.26**

| Address | Register | Symbol | Reset Value |
|-----------------|--|---------|-------------|
| D2E0h | | | XXh |
| D2E1h | CAN1 Mailbox 14: Message Identifier | | XXh |
| D2E2h | TOAN I Mailbux 14. Message luefillilei | | XXh |
| D2E3h | 1 | | XXh |
| D2E4h | | | |
| D2E5h | CAN1 Mailbox 14: Data Length | | XXh |
| D2E6h | | | XXh |
| D2E7h | 1 | 0/145/4 | XXh |
| D2E8h | 1 | C1MB14 | XXh |
| D2E9h | 1 | | XXh |
| D2EAh | CAN1 Mailbox 14: Data Field | | XXh |
| D2EBh | 1 | | XXh |
| D2ECh | † | | XXh |
| D2EDh | † | | XXh |
| D2EEh | | | XXh |
| D2EFh | CAN1 Mailbox 14: Time Stamp | | XXh |
| D2F0h | | | XXh |
| D2F1h | - | | XXh |
| D2F2h | CAN1 Mailbox 15: Message Identifier | | XXh |
| D2F3h | - | | XXh |
| D2F3h | | | 7/11 |
| D2F411 | CAN1 Mailbox 15: Data Length | | XXh |
| D2F6h | CANT Malibox 15: Data Length | | XXh |
| D2F7h | 4 | C1MB15 | XXh |
| D2F7fi D2F8h | - | | XXh |
| | 4 | | |
| D2F9h | CAN1 Mailbox 15: Data Field | | XXh |
| D2FAh | | | XXh |
| D2FBh | 1 | | XXh |
| D2FCh | 1 | | XXh |
| D2FDh | | | XXh |
| D2FEh | CAN1 Mailbox 15: Time Stamp | | XXh |
| D2FFh | ' | | XXh |
| D300h | _ | | XXh |
| D301h | CAN1 Mailbox16: Message Identifier | | XXh |
| D302h | | | XXh |
| D303h | | | XXh |
| D304h | | | |
| D305h | CAN1 Mailbox 16: Data Length | | XXh |
| D306h | _ | | XXh |
| D307h | | C1MB16 | XXh |
| D308h | | CHAIRIO | XXh |
| D309h | CAN1 Mailbox 16: Data Field | | XXh |
| D30Ah | JOAN I Malibux 10. Data I ielu | | XXh |
| D30Bh | 1 | | XXh |
| D30Ch | 1 | | XXh |
| D30Dh | 1 | | XXh |
| D30Eh | CANIA MACILIA AO TINA O | | XXh |
| D30Fh | CAN1 Mailbox 16: Time Stamp | | XXh |

Note:

SFR Information (27) (1) **Table 4.27**

| Address | Register | Symbol | Reset Value |
|---------|-------------------------------------|---------|-------------|
| D310h | | | XXh |
| D311h | CAN1 Mailbox 17: Message Identifier | | XXh |
| D312h | | | XXh |
| D313h | | | XXh |
| D314h | | | |
| D315h | CAN1 Mailbox 17: Data Length | | XXh |
| D316h | | | XXh |
| D317h | | 0414047 | XXh |
| D318h | 1 | C1MB17 | XXh |
| D319h | OANA MUTU AZ BUG FILLI | | XXh |
| D31Ah | -CAN1 Mailbox 17: Data Field | | XXh |
| D31Bh | 1 | | XXh |
| D31Ch | 1 | | XXh |
| D31Dh | | | XXh |
| D31Eh | | | XXh |
| D31Fh | CAN1 Mailbox 17: Time Stamp | | XXh |
| D320h | | | XXh |
| D321h | 1 | | XXh |
| D322h | CAN1 Mailbox 18: Message Identifier | | XXh |
| D323h | - | | XXh |
| D324h | | | 7001 |
| D325h | CAN1 Mailbox 18: Data Length | | XXh |
| D326h | Criti Mailbox 16. Data Longin | | XXh |
| D327h | 4 | C1MB18 | XXh |
| D328h | - | | XXh |
| D329h | - | | XXh |
| D32911 | -CAN1 Mailbox 18: Data Field | | XXh |
| D32An | - | | XXh |
| D32Gh | 4 | | XXh |
| | 4 | | |
| D32Dh | | | XXh |
| D32Eh | CAN1 Mailbox 18: Time Stamp | | XXh |
| D32Fh | | | XXh |
| D330h | 4 | | XXh |
| D331h | CAN1 Mailbox 19: Message Identifier | | XXh |
| D332h | | | XXh |
| D333h | | | XXh |
| D334h | I CANIA MACILIA A A DATA LA CITA | | 207 |
| D335h | CAN1 Mailbox 19: Data Length | | XXh |
| D336h | | | XXh |
| D337h | | C1MB19 | XXh |
| D338h | | 32 . 3 | XXh |
| D339h | -CAN1 Mailbox 19: Data Field | | XXh |
| D33Ah | S. I. I. Mandox 10. Bata 1 lold | | XXh |
| D33Bh | | | XXh |
| D33Ch | | | XXh |
| D33Dh | | | XXh |
| D33Eh | CAN1 Mailbox 19: Time Stamp | | XXh |
| D33Fh | Onivi Malibux 13. Tillie Staffip | | XXh |

Note:

SFR Information (28) (1) **Table 4.28**

| Address | Register | Symbol | Reset Value |
|---------|--|---------|-------------|
| D340h | | | XXh |
| D341h | CAN1 Mailbox 20: Message Identifier | | XXh |
| D342h | CAN I Mailbox 20. Message Identifier | | XXh |
| D343h | | | XXh |
| D344h | | | |
| D345h | CAN1 Mailbox 20: Data Length | | XXh |
| D346h | | | XXh |
| D347h | | 0414000 | XXh |
| D348h | 1 | C1MB20 | XXh |
| D349h | | | XXh |
| D34Ah | CAN1 Mailbox 20: Data Field | | XXh |
| D34Bh | | | XXh |
| D34Ch | 1 | | XXh |
| D34Dh | - | | XXh |
| D34Eh | | | XXh |
| D34Fh | CAN1 Mailbox 20: Time Stamp | | XXh |
| D350h | | | XXh |
| D350h | - | | XXh |
| D35111 | CAN1 Mailbox 21: Message Identifier | | XXh |
| D352h | - | | XXh |
| | | | ۸۸۱۱ |
| D354h | CANA Mailhay 24: Data Langth | | VVh |
| D355h | CAN1 Mailbox 21: Data Length | | XXh |
| D356h | | C1MB21 | XXh |
| D357h | | | XXh |
| D358h | | | XXh |
| D359h | CAN1 Mailbox 21: Data Field | | XXh |
| D35Ah | | | XXh |
| D35Bh | | | XXh |
| D35Ch | | | XXh |
| D35Dh | | | XXh |
| D35Eh | CAN1 Mailbox 21: Time Stamp | | XXh |
| D35Fh | - CANT Malibox 21. Time Stamp | | XXh |
| D360h | | | XXh |
| D361h | - CAN1 Mailbox 22: Message Identifier | | XXh |
| D362h | TOAN I Mailbux 22. Message lucifiller | | XXh |
| D363h | 1 | | XXh |
| D364h | | | |
| D365h | CAN1 Mailbox 22: Data Length | | XXh |
| D366h | | | XXh |
| D367h | 1 | 044500 | XXh |
| D368h | 1 | C1MB22 | XXh |
| D369h | <u> </u> | | XXh |
| D36Ah | CAN1 Mailbox 22: Data Field | | XXh |
| D36Bh | 1 | | XXh |
| D36Ch | 1 | | XXh |
| D36Dh | - | | XXh |
| D36Eh | | | XXh |
| D36Fh | -CAN1 Mailbox 22: Time Stamp | | XXh |
| DOOLII | · | | X: Undefine |

Note:

SFR Information (29) (1) **Table 4.29**

| Address | Register | Symbol | Reset Value |
|----------------|--------------------------------------|----------|------------------|
| D370h | | | XXh |
| D371h | CAN1 Mailbox 23: Message Identifier | | XXh |
| D372h | | | XXh |
| D373h | | | XXh |
| D374h | | | |
| D375h | CAN1 Mailbox 23: Data Length | | XXh |
| D376h | | | XXh |
| D377h | - | | XXh |
| D378h | 7 | C1MB23 | XXh |
| D379h | - | | XXh |
| D37Ah | CAN1 Mailbox 23: Data Field | | XXh |
| D37Bh | 1 | | XXh |
| D37Ch | - | | XXh |
| D37Dh | 4 | | XXh |
| D37Eh | | | XXh |
| D37En | CAN1 Mailbox 23: Time Stamp | | XXh |
| D37FII | | | XXh |
| | 4 | | |
| D381h | CAN1 Mailbox 24: Message Identifier | | XXh |
| D382h | _ | | XXh |
| D383h | | | XXh |
| D384h | | | 200 |
| D385h | CAN1 Mailbox 24: Data Length | | XXh |
| D386h | | C1MB24 | XXh |
| D387h | | | XXh |
| D388h | | 01111521 | XXh |
| D389h | - CAN1 Mailbox 24: Data Field | | XXh |
| D38Ah | ONIT Manbox 24. Bata Flora | | XXh |
| D38Bh | | | XXh |
| D38Ch | 7 | | XXh |
| D38Dh | 7 | | XXh |
| D38Eh | CANIA Maille av 24: Time Stamp | | XXh |
| D38Fh | CAN1 Mailbox 24: Time Stamp | | XXh |
| D390h | | | XXh |
| D391h | CANIA Mailhay 25: Magagas Identifies | | XXh |
| D392h | CAN1 Mailbox 25: Message Identifier | | XXh |
| D393h | 1 | | XXh |
| D394h | | | |
| D395h | CAN1 Mailbox 25: Data Length | | XXh |
| D396h | j | | XXh |
| D397h | 1 | | XXh |
| D398h | 1 | C1MB25 | XXh |
| D399h | 1 | | XXh |
| D39Ah | CAN1 Mailbox 25: Data Field | | XXh |
| D39Bh | - | | XXh |
| D39Ch | + | | XXh |
| D39Ch D39Dh | - | | XXh |
| | | | |
| D39Eh | CAN1 Mailbox 25: Time Stamp | | XXh |
| D39Fh | · | | XXh X: Undefü |

Note:

SFR Information (30) (1) **Table 4.30**

| Address | Register | Symbol | Reset Value |
|-----------------|--------------------------------------|--------|-------------|
| D3A0h | | | XXh |
| D3A1h | CAN1 Mailbox 26: Massago Idontifior | | XXh |
| D3A2h | -CAN1 Mailbox 26: Message Identifier | | XXh |
| D3A3h | | XXh | |
| D3A4h | | | |
| D3A5h | CAN1 Mailbox 26: Data Length | | XXh |
| D3A6h | | | XXh |
| D3A7h | 1 | OAMBOO | XXh |
| D3A8h | | C1MB26 | XXh |
| D3A9h | OANA MUTU - OO BUU FILII | | XXh |
| D3AAh | CAN1 Mailbox 26: Data Field | | XXh |
| D3ABh | 1 | | XXh |
| D3ACh | 1 | | XXh |
| D3ADh | 1 | | XXh |
| D3AEh | | | XXh |
| D3AFh | CAN1 Mailbox 26: Time Stamp | | XXh |
| D3B0h | | | XXh |
| D3B1h | 1 | | XXh |
| D3B2h | CAN1 Mailbox 27: Message Identifier | | XXh |
| D3B3h | 1 | | XXh |
| D3B4h | | | 7001 |
| D3B5h | CAN1 Mailbox 27: Data Length | | XXh |
| D3B6h | Critt Maileox 27. Data Longin | | XXh |
| D3B7h | - | | XXh |
| D3B8h | - | C1MB27 | XXh |
| D3B9h | - | | XXh |
| D3BAh | -CAN1 Mailbox 27: Data Field | | XXh |
| D3BAII D3BBh | - | | XXh |
| D3BCh | 4 | | XXh |
| D3BCII D3BDh | 4 | | XXh |
| | | | |
| D3BEh | CAN1 Mailbox 27: Time Stamp | | XXh |
| D3BFh | | | XXh |
| D3C0h | - | | XXh |
| D3C1h | CAN1 Mailbox 28: Message Identifier | | XXh |
| D3C2h | | | XXh |
| D3C3h | | | XXh |
| D3C4h | CANIA Madilla and OO. Data Langui | | 20/1 |
| D3C5h | CAN1 Mailbox 28: Data Length | | XXh |
| D3C6h | _ | | XXh |
| D3C7h | _ | C1MB28 | XXh |
| D3C8h | _ | | XXh |
| D3C9h | -CAN1 Mailbox 28: Data Field | | XXh |
| D3CAh | 2 | | XXh |
| D3CBh | | | XXh |
| D3CCh | | | XXh |
| D3CDh | | | XXh |
| D3CEh | CAN1 Mailbox 28: Time Stamp | | XXh |
| D3CFh | | | XXh |

Note:

SFR Information (31) (1) **Table 4.31**

| Address | Register | Symbol | Reset Value |
|---------|---|--------|-------------|
| D3D0h | | | XXh |
| D3D1h | CANA Mailbox 20: Mossago Idontifior | | XXh |
| D3D2h | -CAN1 Mailbox 29: Message Identifier | | XXh |
| D3D3h | | XXh | |
| D3D4h | | | |
| D3D5h | CAN1 Mailbox 29: Data Length | | XXh |
| D3D6h | | | XXh |
| D3D7h | | OAMBOO | XXh |
| D3D8h | | C1MB29 | XXh |
| D3D9h | 0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | XXh |
| D3DAh | -CAN1 Mailbox 29: Data Field | | XXh |
| D3DBh | 1 | | XXh |
| D3DCh | | | XXh |
| D3DDh | | | XXh |
| D3DEh | | | XXh |
| D3DFh | CAN1 Mailbox 29: Time Stamp | | XXh |
| D3E0h | | | XXh |
| D3E1h | 1 | | XXh |
| D3E2h | CAN1 Mailbox 30: Message Identifier | | XXh |
| D3E3h | † | | XXh |
| D3E4h | | | 7001 |
| D3E5h | CAN1 Mailbox 30: Data Length | | XXh |
| D3E6h | Critti Manbox 66. Data Eorigin | | XXh |
| D3E7h | 4 | | XXh |
| D3E8h | - | C1MB30 | XXh |
| D3E9h | - | | XXh |
| D3EAh | -CAN1 Mailbox 30: Data Field | | XXh |
| D3EAII | - | | XXh |
| D3EGh | 4 | | XXh |
| D3EDh | 4 | | XXh |
| | | | |
| D3EEh | CAN1 Mailbox 30: Time Stamp | | XXh |
| D3EFh | · | | XXh |
| D3F0h | 4 | | XXh |
| D3F1h | CAN1 Mailbox 31: Message Identifier | | XXh |
| D3F2h | | | XXh |
| D3F3h | | | XXh |
| D3F4h | CANIA Maille on Ode Data Landill | | 2/2/1 |
| D3F5h | CAN1 Mailbox 31: Data Length | | XXh |
| D3F6h | _ | | XXh |
| D3F7h | | C1MB31 | XXh |
| D3F8h | | | XXh |
| D3F9h | -CAN1 Mailbox 31: Data Field | | XXh |
| D3FAh | 2 | | XXh |
| D3FBh | | | XXh |
| D3FCh | | | XXh |
| D3FDh | | | XXh |
| D3FEh | CAN1 Mailbox 31: Time Stamp | | XXh |
| D3FFh | | | XXh |

Note:

Table 4.32 SFR Information (32) (1)

| Address | Register | Symbol | Reset Value |
|-----------------|--|----------|-------------|
| D400h | | | XXh |
| D401h | CANIA Mook Bogistor 0 | C1MKR0 | XXh |
| D402h | CAN1 Mask Register 0 | CTIVIKKU | XXh |
| D403h | | | XXh |
| D404h | | | XXh |
| D405h | CANA Mod Book to A | O4NI/D4 | XXh |
| D406h | CAN1 Mask Register 1 | C1MKR1 | XXh |
| D407h | | | XXh |
| D408h | | | XXh |
| D409h | CANA Mark Business | OANNEDO | XXh |
| D40Ah | CAN1 Mask Register 2 | C1MKR2 | XXh |
| D40Bh | | | XXh |
| D40Ch | | | XXh |
| D40Dh | | 0.414/50 | XXh |
| D40Eh | CAN1 Mask Register 3 | C1MKR3 | XXh |
| D40Fh | 1 | | XXh |
| D410h | | | XXh |
| D411h | 1 | 6 | XXh |
| D412h | CAN1 Mask Register 4 | C1MKR4 | XXh |
| D413h | | | XXh |
| D414h | | | XXh |
| D415h | | | XXh |
| D416h | CAN1 Mask Register 5 | C1MKR5 | XXh |
| D417h | | | XXh |
| D418h | | | XXh |
| D419h | | C1MKR6 | XXh |
| D41Ah | CAN1 Mask Register 6 | | XXh |
| D41Bh | | | XXh |
| D41Ch | | C1MKR7 | XXh |
| D41Dh | | | XXh |
| D41Eh | CAN1 Mask Register 7 | | XXh |
| D41Fh | - | | XXh |
| D41111 | | | XXh |
| D421h | - | | XXh |
| D42111 | CAN1FIFO Receive ID Compare Register 0 | C1FIDCR0 | XXh |
| D42211 | 1 | | XXh |
| D423h | | | XXh |
| D42411 D425h | - | | XXh |
| D426h | CAN1FIFO Receive ID Compare Register 1 | C1FIDCR1 | XXh |
| D42011 | 1 | | XXh |
| D42711 | | | XXh |
| D429h | 1 | | XXh |
| D429h D42Ah | CAN1 Mask Invalid Register | C1MKIVLR | XXh |
| D42An D42Bh | - | | XXh |
| D42Bh D42Ch | | | XXh |
| | - | | |
| D42Dh | CAN1 Mailbox Interrupt Enable Register | C1MIER | XXh |
| D42Eh | - | | XXh |
| D42Fh | | | XXh |
| D430h to | | | |

Note:

Table 4.33 SFR Information (33) (1)

| Address | Register | Symbol | Reset Value |
|---------|----------------------------------|----------|-------------|
| D4A0h | CAN1 Message Control Register 0 | C1MCTL0 | 00h |
| D4A1h | CAN1 Message Control Register 1 | C1MCTL1 | 00h |
| D4A2h | CAN1 Message Control Register 2 | C1MCTL2 | 00h |
| D4A3h | CAN1 Message Control Register 3 | C1MCTL3 | 00h |
| D4A4h | CAN1 Message Control Register 4 | C1MCTL4 | 00h |
| D4A5h | CAN1 Message Control Register 5 | C1MCTL5 | 00h |
| D4A6h | CAN1 Message Control Register 6 | C1MCTL6 | 00h |
| D4A7h | CAN1 Message Control Register 7 | C1MCTL7 | 00h |
| D4A8h | CAN1 Message Control Register 8 | C1MCTL8 | 00h |
| D4A9h | CAN1 Message Control Register 9 | C1MCTL9 | 00h |
| D4AAh | CAN1 Message Control Register 10 | C1MCTL10 | 00h |
| D4ABh | CAN1 Message Control Register 11 | C1MCTL11 | 00h |
| D4ACh | CAN1 Message Control Register 12 | C1MCTL12 | 00h |
| D4ADh | CAN1 Message Control Register 13 | C1MCTL13 | 00h |
| D4AEh | CAN1 Message Control Register 14 | C1MCTL14 | 00h |
| D4AFh | CAN1 Message Control Register 15 | C1MCTL15 | 00h |
| D4B0h | CAN1 Message Control Register 16 | C1MCTL16 | 00h |
| D4B1h | CAN1 Message Control Register 17 | C1MCTL17 | 00h |
| D4B2h | CAN1 Message Control Register 18 | C1MCTL18 | 00h |
| D4B3h | CAN1 Message Control Register 19 | C1MCTL19 | 00h |
| D4B4h | CAN1 Message Control Register 20 | C1MCTL20 | 00h |
| D4B5h | CAN1 Message Control Register 21 | C1MCTL21 | 00h |
| D4B6h | CAN1 Message Control Register 22 | C1MCTL22 | 00h |
| D4B7h | CAN1 Message Control Register 23 | C1MCTL23 | 00h |
| D4B8h | CAN1 Message Control Register 24 | C1MCTL24 | 00h |
| D4B9h | CAN1 Message Control Register 25 | C1MCTL25 | 00h |
| D4BAh | CAN1 Message Control Register 26 | C1MCTL26 | 00h |
| D4BBh | CAN1 Message Control Register 27 | C1MCTL27 | 00h |
| D4BCh | CAN1 Message Control Register 28 | C1MCTL28 | 00h |
| D4BDh | CAN1 Message Control Register 29 | C1MCTL29 | 00h |
| D4BEh | CAN1 Message Control Register 30 | C1MCTL30 | 00h |
| D4BFh | CAN1 Message Control Register 31 | C1MCTL31 | 00h |

Note:

Table 4.34 SFR Information (34) (1)

| Address | Register | Symbol | Reset Value |
|-------------------|---|---------|-------------|
| D4C0h | CAN1 Control Register | C1CTLR | 0000 0101b |
| D4C1h | -CANT Control Register | CICILN | 00h |
| D4C2h | CAN1 Status Register | C1STR | 0000 0101b |
| D4C3h | CANT Status Register | CISIK | 00h |
| D4C4h | | | 00h |
| D4C5h | CAN1 Bit Configuration Register | C1BCR | 00h |
| D4C6h | | | 00h |
| D4C7h | CAN1 Clock Select Register | C1CLKR | 00h |
| D4C8h | CAN1 Receive FIFO Control Register | C1RFCR | 1000000b |
| D4C9h | CAN1 Receive FIFO Pointer Control Register | C1RFPCR | XXh |
| D4CAh | CAN1 Transmit FIFO Control Register | C1TFCR | 1000 0000b |
| D4CBh | CAN1 Transmit FIFO Pointer Control Register | C1TFPCR | XXh |
| D4CCh | CAN1 Error Interrupt Enable Register | C1EIER | 00h |
| D4CDh | CAN1 Error Interrupt Source Judge Register | C1EIFR | 00h |
| D4CEh | CAN1 Receive Error Count Register | C1RECR | 00h |
| D4CFh | CAN1 Transmit Error Count Register | C1TECR | 00h |
| D4D0h | CAN1 Error Code Store Register | C1ECSR | 00h |
| D4D1h | CAN1 Channel Search Support Register | C1CSSR | XXh |
| D4D2h | CAN1 Mailbox Search Status Register | C1MSSR | 1000 0000b |
| D4D3h | CAN1 Mailbox Search Mode Register | C1MSMR | XXXX XX00b |
| D4D4h | CANA Time Otense Desirtes | C1TSR | 00h |
| D4D5h | -CAN1 Time Stamp Register | | 00h |
| D4D6h | 0.444.4 | | XXh |
| D4D7h | -CAN1 Acceptance Filter Support Register | C1AFSR | XXh |
| D4D8h | CAN1 Test Control Register | C1TCR | 00h |
| D4D9h | | | |
| D4DAh | | | |
| D4DBh | | | |
| D4DCh | | | |
| D4DDh | | | |
| D4DEh | | | |
| D4DFh | | | |
| D4E0h to D4FFh | | | |

Note:

Table 4.35 SFR Information (35) (1)

| Address | Register | Symbol | Reset Value |
|---------|------------------------------------|---------|-------------|
| D500h | | | XXh |
| D501h | CANO Mailhay O Magagaga Haratifica | | XXh |
| D502h | CAN0 Mailbox 0: Message Identifier | | XXh |
| D503h | | | XXh |
| D504h | | | |
| D505h | CAN0 Mailbox 0: Data Length | | XXh |
| D506h | | | XXh |
| D507h | - | C0MB0 | XXh |
| D508h | - | | XXh |
| D509h | - | | XXh |
| D50Ah | CAN0 Mailbox 0: Data Field | | XXh |
| D50Bh | 1 | | XXh |
| D50Ch | 1 | | XXh |
| D50Dh | 1 | | XXh |
| D50Eh | | | XXh |
| D50Fh | CAN0 Mailbox 0: Time Stamp | | XXh |
| D510h | | | XXh |
| D511h | 1 | | XXh |
| D512h | CAN0 Mailbox 1: Message Identifier | | XXh |
| D512h | - | | XXh |
| D514h | | | 7001 |
| D515h | CAN0 Mailbox 1: Data Length | | XXh |
| D516h | Ortivo Manbox 1. Data Eorigin | | XXh |
| D517h | - | | XXh |
| D517H | - | C0MB1 | XXh |
| D518h | - | | XXh |
| D519II | CAN0 Mailbox 1: Data Field | | XXh |
| D51Bh | - | | XXh |
| D51Gh | - | | XXh |
| | | | |
| D51Dh | | | XXh |
| D51Eh | CAN0 Mailbox 1: Time Stamp | | XXh |
| D51Fh | | | XXh |
| D520h | _ | | XXh |
| D521h | CAN0 Mailbox 2: Message Identifier | | XXh |
| D522h | _ | | XXh |
| D523h | | | XXh |
| D524h | | | |
| D525h | CAN0 Mailbox 2: Data Length | | XXh |
| D526h | | | XXh |
| D527h | | C0MB2 | XXh |
| D528h | _ | 3311152 | XXh |
| D529h | CAN0 Mailbox 2: Data Field | | XXh |
| D52Ah | J. T. S. Mandow E. Batta i fold | | XXh |
| D52Bh | | | XXh |
| D52Ch | | | XXh |
| D52Dh |] | | XXh |
| D52Eh | CANO Mailhov 2: Tima Stamp | | XXh |
| D52Fh | CAN0 Mailbox 2: Time Stamp | | XXh |

Note:

Table 4.36 SFR Information (36) (1)

| Address | Register | Symbol | Reset Value |
|---------|--|--------|-------------|
| D530h | | | XXh |
| D531h | CANO Mailbay 2: Massage Identifier | | XXh |
| D532h | CAN0 Mailbox 3: Message Identifier | | XXh |
| D533h | 1 | | XXh |
| D534h | | | |
| D535h | CAN0 Mailbox 3: Data Length | | XXh |
| D536h | | | XXh |
| D537h | - | | XXh |
| D538h | - | C0MB3 | XXh |
| D539h | - | | XXh |
| D53Ah | CAN0 Mailbox 3: Data Field | | XXh |
| D53Bh | 1 | | XXh |
| D53Ch | 1 | | XXh |
| D53Dh | - | | XXh |
| D53Eh | | | XXh |
| D53Fh | CAN0 Mailbox 3: Time Stamp | | XXh |
| D540h | | | XXh |
| D541h | - | | XXh |
| D54111 | CAN0 Mailbox 4: Message Identifier | | XXh |
| D542h | - | | XXh |
| D543h | | | ^^11 |
| | CANO Mailboy 4: Data Langth | | VVL |
| D545h | CAN0 Mailbox 4: Data Length | | XXh |
| D546h | <u> </u> | | XXh |
| D547h | | C0MB4 | XXh |
| D548h | | | XXh |
| D549h | CAN0 Mailbox 4: Data Field | | XXh |
| D54Ah | | | XXh |
| D54Bh | | | XXh |
| D54Ch | | | XXh |
| D54Dh | | | XXh |
| D54Eh | CAN0 Mailbox 4: Time Stamp | | XXh |
| D54Fh | The state of the s | | XXh |
| D550h | | | XXh |
| D551h | CAN0 Mailbox 5: Message Identifier | | XXh |
| D552h | 2. 1. 10 Manbox 0. Moodage Identifier | | XXh |
| D553h | | | XXh |
| D554h | | | |
| D555h | CAN0 Mailbox 5: Data Length | | XXh |
| D556h | | | XXh |
| D557h | 1 | COMPE | XXh |
| D558h | 1 | C0MB5 | XXh |
| D559h | CANO Maille au 5: Data Field | | XXh |
| D55Ah | CAN0 Mailbox 5: Data Field | | XXh |
| D55Bh | † | | XXh |
| D55Ch | 1 | | XXh |
| D55Dh | - | | XXh |
| D55Eh | | | XXh |
| D55Fh | CAN0 Mailbox 5: Time Stamp | | XXh |

Table 4.37 SFR Information (37) (1)

| Address | Register | Symbol | Reset Value |
|---------|------------------------------------|--------|-------------|
| D560h | | | XXh |
| D561h | CAN0 Mailbox 6: Message Identifier | | XXh |
| D562h | | | XXh |
| D563h | | | XXh |
| D564h | | | |
| D565h | CAN0 Mailbox 6: Data Length | | XXh |
| D566h | | | XXh |
| D567h | | COMPC | XXh |
| D568h | | C0MB6 | XXh |
| D569h | CANO Mailhay C. Data Field | | XXh |
| D56Ah | CAN0 Mailbox 6: Data Field | | XXh |
| D56Bh | | | XXh |
| D56Ch | 1 | | XXh |
| D56Dh | 1 | | XXh |
| D56Eh | | | XXh |
| D56Fh | CAN0 Mailbox 6: Time Stamp | | XXh |
| D570h | | | XXh |
| D571h | 1 | | XXh |
| D572h | CAN0 Mailbox 7: Message Identifier | | XXh |
| D573h | - | | XXh |
| D574h | | | |
| D575h | CAN0 Mailbox 7: Data Length | | XXh |
| D576h | Ortivo Manbox 7. Data Longti | | XXh |
| D577h | + | C0MB7 | XXh |
| D578h | - | COMBI | XXh |
| D579h | - | | XXh |
| D57Ah | CAN0 Mailbox 7: Data Field | | XXh |
| D57Bh | - | | XXh |
| D57Ch | - | | XXII |
| D57Dh | - | | XXII |
| D57Eh | | | XXh |
| D57En | CAN0 Mailbox 7: Time Stamp | | XXh |
| D57FII | | | XXh |
| D580h | - | | XXh |
| | CAN0 Mailbox 8: Message Identifier | | |
| D582h | - | | XXh |
| D583h | | | XXh |
| D584h | CANO Mailboy 9: Data Langth | | VVL |
| D585h | CAN0 Mailbox 8: Data Length | | XXh |
| D586h | 1 | | XXh |
| D587h | _ | C0MB8 | XXh |
| D588h | _ | | XXh |
| D589h | CAN0 Mailbox 8: Data Field | | XXh |
| D58Ah | | | XXh |
| D58Bh | | | XXh |
| D58Ch | | | XXh |
| D58Dh | | | XXh |
| D58Eh | CAN0 Mailbox 8: Time Stamp | | XXh |
| D58Fh | S. 1.10 Manbox 6. Tillio Stamp | | XXh |

Table 4.38 SFR Information (38) (1)

| Address | Register | Symbol | Reset Value |
|----------------|-------------------------------------|--------|-------------|
| D590h | | | XXh |
| D591h | CANO Mailbox Or Magagaga Identifica | | XXh |
| D592h | CAN0 Mailbox 9: Message Identifier | | XXh |
| D593h | | | XXh |
| D594h | | | |
| D595h | CAN0 Mailbox 9: Data Length | | XXh |
| D596h | | | XXh |
| D597h | | 001400 | XXh |
| D598h | | C0MB9 | XXh |
| D599h | CANDAM : | | XXh |
| D59Ah | CAN0 Mailbox 9: Data Field | | XXh |
| D59Bh | | | XXh |
| D59Ch | | | XXh |
| D59Dh | | | XXh |
| D59Eh | | | XXh |
| D59Fh | CAN0 Mailbox 9: Time Stamp | | XXh |
| D5A0h | | | XXh |
| D5A1h | | | XXh |
| D5A2h | CAN0 Mailbox 10: Message Identifier | | XXh |
| D5A3h | | | XXh |
| D5A4h | | | 7001 |
| D5A5h | CAN0 Mailbox 10: Data Length | | XXh |
| D5A6h | Or the Mailbox To. Bata Eorigin | | XXh |
| D5A7h | | C0MB10 | XXh |
| D5A8h | | | XXh |
| D5A9h | | | XXh |
| D5AAh | CAN0 Mailbox 10: Data Field | | XXh |
| D5ABh | | | XXh |
| D5ACh | | | XXh |
| D5ACh D5ADh | | | XXh |
| D5AEh | | | XXh |
| D5AFh | CAN0 Mailbox 10: Time Stamp | | XXh |
| D5B0h | | | XXh |
| | | | |
| D5B1h | CAN0 Mailbox 11: Message Identifier | | XXh |
| D5B2h | | | XXh |
| D5B3h | | | XXh |
| D5B4h | CANO Mailhay 44, Data Largett | | VVI |
| D5B5h | CAN0 Mailbox 11: Data Length | | XXh |
| D5B6h | | 2-0 | XXh |
| D5B7h | | C0MB11 | XXh |
| D5B8h | | | XXh |
| D5B9h | CAN0 Mailbox 11: Data Field | | XXh |
| D5BAh | | | XXh |
| D5BBh | | | XXh |
| D5BCh | | | XXh |
| D5BDh | | | XXh |
| D5BEh | CAN0 Mailbox 11: Time Stamp | | XXh |
| D5BFh | Oraro Manbox 11. Time Glamp | | XXh |

Table 4.39 SFR Information (39) (1)

| D5C0h D5C1h D5C2h D5C3h | | <u> </u> | 1 |
|----------------------------------|--|----------|-----|
| D5C2h | | | XXh |
| | CAN0 Mailbox 12: Message Identifier | | XXh |
| D5C3h | - OAINO Malibox 12. Message Identille | | XXh |
| |] | | XXh |
| D5C4h | | | |
| D5C5h | CAN0 Mailbox 12: Data Length | | XXh |
| D5C6h | | | XXh |
| D5C7h | | C0MB12 | XXh |
| D5C8h | | | XXh |
| D5C9h | CAN0 Mailbox 12: Data Field | | XXh |
| D5CAh | CANO Malibox 12. Data Field | | XXh |
| D5CBh | | | XXh |
| D5CCh | | | XXh |
| D5CDh | 1 | | XXh |
| D5CEh | CANO Mailhay 12: Time Stores | | XXh |
| D5CFh | CAN0 Mailbox 12: Time Stamp | | XXh |
| D5D0h | | | XXh |
| D5D1h | CANO Mailhay 42: Magazaga Idantifian | | XXh |
| D5D2h | CAN0 Mailbox 13: Message Identifier | | XXh |
| D5D3h | 1 | | XXh |
| D5D4h | | | |
| D5D5h | CAN0 Mailbox 13: Data Length | | XXh |
| D5D6h | | | XXh |
| D5D7h | 1 | C0MB13 | XXh |
| D5D8h | | | XXh |
| D5D9h | CANO Maille and 40 C Data Field | | XXh |
| D5DAh | -CAN0 Mailbox 13: Data Field | | XXh |
| D5DBh | | | XXh |
| D5DCh | | | XXh |
| D5DDh | | | XXh |
| D5DEh | CANO Maillana 400 Tima Ota and | | XXh |
| D5DFh | -CAN0 Mailbox 13: Time Stamp | | XXh |
| D5E0h | | | XXh |
| D5E1h | CANO Maille and 4.4 Maille and 1.1 million | | XXh |
| D5E2h | CAN0 Mailbox 14: Message Identifier | | XXh |
| D5E3h | 1 | | XXh |
| D5E4h | | | |
| D5E5h | CAN0 Mailbox 14: Data Length | | XXh |
| D5E6h | | | XXh |
| D5E7h | † | 2217 | XXh |
| D5E8h | 1 | C0MB14 | XXh |
| D5E9h | <u> </u> | | XXh |
| D5EAh | CAN0 Mailbox 14: Data Field | | XXh |
| D5EBh | 1 | | XXh |
| D5ECh | 1 | | XXh |
| D5EDh | - | | XXh |
| D5EEh | | | XXh |
| D5EFh | CAN0 Mailbox 14: Time Stamp | | XXh |

Table 4.40 SFR Information (40) (1)

| Address | Register | Symbol | Reset Value |
|---------|-------------------------------------|---------|-------------------|
| D5F0h | | | XXh |
| D5F1h | CANO Maillan 45: Managan Idan 45: | | XXh |
| D5F2h | CAN0 Mailbox 15: Message Identifier | | XXh |
| D5F3h | | | XXh |
| D5F4h | | | |
| D5F5h | CAN0 Mailbox 15: Data Length | | XXh |
| D5F6h | | | XXh |
| D5F7h | 1 | 0011515 | XXh |
| D5F8h | 1 | C0MB15 | XXh |
| D5F9h | OANO MATILA AS DAG STALL | | XXh |
| D5FAh | CAN0 Mailbox 15: Data Field | | XXh |
| D5FBh | 1 | | XXh |
| D5FCh | - | | XXh |
| D5FDh | - | | XXh |
| D5FEh | | | XXh |
| D5FFh | CAN0 Mailbox 15: Time Stamp | | XXh |
| D600h | | | XXh |
| D601h | - | | XXh |
| D602h | CAN0 Mailbox 16: Message Identifier | | XXh |
| D603h | - | | XXh |
| D604h | | | |
| D605h | CAN0 Mailbox 16: Data Length | | XXh |
| D606h | or the manifest for 2 and 20 ing in | | XXh |
| D607h | | C0MB16 | XXh |
| D608h | - | | XXh |
| D609h | - | | XXh |
| D60Ah | CAN0 Mailbox 16: Data Field | | XXh |
| D60Bh | - | | XXh |
| D60Ch | - | | XXh |
| D60Dh | - | | XXh |
| D60Eh | | | XXh |
| D60Fh | CAN0 Mailbox 16: Time Stamp | | XXh |
| D610h | | | XXh |
| D611h | _ | | XXh |
| D612h | CAN0 Mailbox 17: Message Identifier | | XXh |
| D613h | - | | XXh |
| D614h | | | 7/11 |
| D614II | CAN0 Mailbox 17: Data Length | | XXh |
| D616h | 57 110 Mailbox 17. Data Longth | | XXh |
| D617h | - | COMP47 | XXh |
| D61711 | - | C0MB17 | XXh |
| D619h | - | | XXh |
| D61Ah | CAN0 Mailbox 17: Data Field | | |
| | | | XXh |
| D61Bh | 4 | | XXh |
| D61Ch | 1 | | XXh |
| D61Dh | | | XXh |
| D61Eh | CAN0 Mailbox 17: Time Stamp | | XXh |
| D61Fh | <u> </u> | | XXh X: Undefin |

Table 4.41 SFR Information (41) (1)

| Address | Register | Symbol | Reset Value |
|---------|-------------------------------------|--------|-------------|
| D620h | | | XXh |
| D621h | CANO Mailbox 19: Massage Identifier | | XXh |
| D622h | CAN0 Mailbox 18: Message Identifier | | XXh |
| D623h | | | XXh |
| D624h | | | |
| D625h | CAN0 Mailbox 18: Data Length | | XXh |
| D626h | | | XXh |
| D627h | 1 | C0MB18 | XXh |
| D628h | | | XXh |
| D629h | CAN0 Mailbox 18: Data Field | | XXh |
| D62Ah | CANO Malibox 18: Data Field | | XXh |
| D62Bh | 1 | | XXh |
| D62Ch | 1 | | XXh |
| D62Dh | - | | XXh |
| D62Eh | 0.110.11 III | | XXh |
| D62Fh | CAN0 Mailbox 18: Time Stamp | | XXh |
| D630h | | | XXh |
| D631h | 1 | | XXh |
| D632h | CAN0 Mailbox 19: Message Identifier | | XXh |
| D633h | 1 | | XXh |
| D634h | | | , , , , , , |
| D635h | CAN0 Mailbox 19: Data Length | | XXh |
| D636h | Ortivo ividibox 15. Data Lerigiti | | XXh |
| D637h | - | | XXh |
| D638h | - | C0MB19 | XXh |
| D639h | - | | XXh |
| D63Ah | CAN0 Mailbox 19: Data Field | | XXh |
| D63Bh | - | | XXh |
| D63Ch | - | | XXh |
| D63Dh | - | | XXh |
| D63Eh | | | XXh |
| D63Fh | CAN0 Mailbox 19: Time Stamp | | XXh |
| | | | |
| D640h | - | | XXh |
| D641h | CAN0 Mailbox 20: Message Identifier | | XXh |
| D642h | - | | XXh |
| D643h | | | XXh |
| D644h | CANO Maille au CO. Data La cuil | | 2/2/1 |
| D645h | CAN0 Mailbox 20: Data Length | | XXh |
| D646h | - | 2 | XXh |
| D647h | | C0MB20 | XXh |
| D648h | _ | | XXh |
| D649h | CAN0 Mailbox 20: Data Field | | XXh |
| D64Ah | | | XXh |
| D64Bh | | | XXh |
| D64Ch | | | XXh |
| D64Dh | | | XXh |
| D64Eh | CAN0 Mailbox 20: Time Stamp | | XXh |
| D64Fh | 57.110 Mailbox 20. Timo Stamp | | XXh |

Table 4.42 SFR Information (42) (1)

| Address | Register | Symbol | Reset Value |
|---------|---------------------------------------|-------------|-------------|
| D650h | | | XXh |
| D651h | CANO Mailhay 24, Magazara Islantifica | | XXh |
| D652h | CAN0 Mailbox 21: Message Identifier | | XXh |
| D653h | | | XXh |
| D654h | | | |
| D655h | CAN0 Mailbox 21: Data Length | | XXh |
| D656h | | | XXh |
| D657h | | C0MB21 | XXh |
| D658h | | | XXh |
| D659h | 0.000.00.00 | | XXh |
| D65Ah | CAN0 Mailbox 21: Data Field | | XXh |
| D65Bh | | | XXh |
| D65Ch | | | XXh |
| D65Dh | | | XXh |
| D65Eh | | | XXh |
| D65Fh | CAN0 Mailbox 21: Time Stamp | | XXh |
| D660h | | | XXh |
| D661h | | | XXh |
| D662h | CAN0 Mailbox 22: Message Identifier | | XXh |
| D663h | | | XXh |
| D664h | | | 7001 |
| D665h | CAN0 Mailbox 22: Data Length | | XXh |
| D666h | O/1100 Wallbox 22. Data Length | | XXh |
| D667h | CAN0 Mailbox 22: Data Field | | XXh |
| D668h | | C0MB22 | XXh |
| D669h | | | XXh |
| D66Ah | CAN0 Mailbox 22: Data Field | | XXh |
| D66Bh | | | XXh |
| D66Ch | | | XXh |
| | | | |
| D66Dh | | | XXh |
| D66Eh | CAN0 Mailbox 22: Time Stamp | | XXh |
| D66Fh | | | XXh |
| D670h | | | XXh |
| D671h | CAN0 Mailbox 23: Message Identifier | | XXh |
| D672h | | | XXh |
| D673h | | | XXh |
| D674h | | | |
| D675h | CAN0 Mailbox 23: Data Length | | XXh |
| D676h | | | XXh |
| D677h | | C0MB23 | XXh |
| D678h | | | XXh |
| D679h | CAN0 Mailbox 23: Data Field | | XXh |
| D67Ah | 5. 1. to Mailbox 20. Data Floid | | XXh |
| D67Bh | | | XXh |
| D67Ch | | | XXh |
| D67Dh | | | XXh |
| D67Eh | CANO Mailhay 22: Tima Stoma | | XXh |
| D67Fh | CAN0 Mailbox 23: Time Stamp | | XXh |

Note:

Table 4.43 SFR Information (43) (1)

| Address | Register | Symbol | Reset Value |
|---------|---|--------|----------------|
| D680h | | | XXh |
| D681h | CANO Mailhay 24, Magagara Idontifian | | XXh |
| D682h | -CAN0 Mailbox 24: Message Identifier | | XXh |
| D683h | | | XXh |
| D684h | | | |
| D685h | CAN0 Mailbox 24: Data Length | | XXh |
| D686h | | | XXh |
| D687h | | COMPO | XXh |
| D688h | | C0MB24 | XXh |
| D689h | CANO Mailhay 24, Data Field | | XXh |
| D68Ah | CAN0 Mailbox 24: Data Field | | XXh |
| D68Bh | | | XXh |
| D68Ch | | | XXh |
| D68Dh | | | XXh |
| D68Eh | OANOM III. OA TI O | | XXh |
| D68Fh | CAN0 Mailbox 24: Time Stamp | | XXh |
| D690h | | | XXh |
| D691h | 0.000.4.78 | | XXh |
| D692h | CAN0 Mailbox 25: Message Identifier CAN0 Mailbox 25: Data Length | | XXh |
| D693h | † | | XXh |
| D694h | | | |
| D695h | CAN0 Mailbox 25: Data Length | | XXh |
| D696h | <u> </u> | | XXh |
| D697h | | | XXh |
| D698h | | C0MB25 | XXh |
| D699h | - | | XXh |
| D69Ah | CAN0 Mailbox 25: Data Field | | XXh |
| D69Bh | - | | XXh |
| D69Ch | - | | XXh |
| D69Dh | - | | XXh |
| D69Eh | | | XXh |
| D69Fh | CAN0 Mailbox 25: Time Stamp | | XXh |
| D6A0h | | | XXh |
| D6A1h | - | | XXh |
| D6A2h | CAN0 Mailbox 26: Message Identifier | | XXh |
| D6A3h | - | | XXh |
| D6A4h | | | 7001 |
| D6A5h | CAN0 Mailbox 26: Data Length | | XXh |
| D6A6h | 2 | | XXh |
| D6A7h | + | | XXh |
| D6A8h | + | C0MB26 | XXh |
| D6A9h | + | | XXh |
| D6AAh | CAN0 Mailbox 26: Data Field | | XXh |
| D6ABh | - | | XXh |
| D6ACh | - | | XXh |
| D6ADh | - | | XXh |
| D6ADII | | | XXh |
| | CAN0 Mailbox 26: Time Stamp | | |
| D6AFh | | | XXh X: Unde |

Note:

Table 4.44 SFR Information (44) (1)

| Address | Register | Symbol | Reset Value |
|---------|--|--------|-------------|
| D6B0h | | | XXh |
| D6B1h | - -CAN0 Mailbox 27: Message Identifier | | XXh |
| D6B2h | - CANO Malibux 21. Message Identille | | XXh |
| D6B3h | 1 | | XXh |
| D6B4h | | | |
| D6B5h | CAN0 Mailbox 27: Data Length | | XXh |
| D6B6h | | | XXh |
| D6B7h | 1 | C0MB27 | XXh |
| D6B8h | 1 | COMB27 | XXh |
| D6B9h | CAN0 Mailbox 27: Data Field | | XXh |
| D6BAh | CANO Malibox 27. Data Fleid | | XXh |
| D6BBh | 1 | | XXh |
| D6BCh | 1 | | XXh |
| D6BDh | | | XXh |
| D6BEh | CANO Mailbox 27: Time Starra | | XXh |
| D6BFh | CAN0 Mailbox 27: Time Stamp | | XXh |
| D6C0h | | | XXh |
| D6C1h | CANO Mailbox 29: Massage Identifier | | XXh |
| D6C2h | CAN0 Mailbox 28: Message Identifier | | XXh |
| D6C3h | 1 | | XXh |
| D6C4h | | | |
| D6C5h | CAN0 Mailbox 28: Data Length | | XXh |
| D6C6h | | | XXh |
| D6C7h | | C0MB28 | XXh |
| D6C8h | | CUMBZ8 | XXh |
| D6C9h | - CAN0 Mailbox 28: Data Field | | XXh |
| D6CAh | CANO Malibox 26. Data Fleid | | XXh |
| D6CBh | | | XXh |
| D6CCh | 1 | | XXh |
| D6CDh | 1 | | XXh |
| D6CEh | CANO Mailhay 201 Time Champ | | XXh |
| D6CFh | CAN0 Mailbox 28: Time Stamp | | XXh |
| D6D0h | | | XXh |
| D6D1h | CANO Mailbox 20: Massage Identifier | | XXh |
| D6D2h | CAN0 Mailbox 29: Message Identifier | | XXh |
| D6D3h | | | XXh |
| D6D4h | | | |
| D6D5h | CAN0 Mailbox 29: Data Length | | XXh |
| D6D6h | | | XXh |
| D6D7h | 1 | COMPOS | XXh |
| D6D8h | 1 | C0MB29 | XXh |
| D6D9h | CANO Mailhay 20: Data Field | | XXh |
| D6DAh | CAN0 Mailbox 29: Data Field | | XXh |
| D6DBh | - | | XXh |
| D6DCh | 1 | | XXh |
| D6DDh | 1 | | XXh |
| D6DEh | <u> </u> | | XXh |
| | CAN0 Mailbox 29: Time Stamp | | XXh |

Note:

Table 4.45 SFR Information (45) (1)

| Address | Register | Symbol | Reset Value |
|---------|-------------------------------------|-----------|-------------|
| D6E0h | | | XXh |
| D6E1h | 0.000.000.000.000.000.000 | | XXh |
| D6E2h | CAN0 Mailbox 30: Message Identifier | | XXh |
| D6E3h | 1 | | XXh |
| D6E4h | | | |
| D6E5h | CAN0 Mailbox 30: Data Length | | XXh |
| D6E6h | | | XXh |
| D6E7h | † | | XXh |
| D6E8h | † | C0MB30 | XXh |
| D6E9h | 1 | | XXh |
| D6EAh | CAN0 Mailbox 30: Data Field | | XXh |
| D6EBh | - | | XXh |
| D6ECh | 1 | | XXh |
| D6EDh | 4 | | XXh |
| D6EEh | | | XXh |
| D6EFh | CAN0 Mailbox 30: Time Stamp | | XXh |
| D6F0h | | | XXh |
| D6F1h | - | | XXh |
| D6F2h | CAN0 Mailbox 31: Message Identifier | | XXh |
| D6F3h | - | | XXh |
| D6F4h | | | ۸۸۱۱ |
| D6F5h | CANO Mailbox 21: Data Langth | a Length | |
| D6F6h | CAN0 Mailbox 31: Data Length | | XXh XXh |
| | | | |
| D6F7h | | C0MB31 | XXh |
| D6F8h | | | XXh |
| D6F9h | CAN0 Mailbox 31: Data Field | | XXh |
| D6FAh | | | XXh |
| D6FBh | | | XXh |
| D6FCh | | | XXh |
| D6FDh | | | XXh |
| D6FEh | CAN0 Mailbox 31: Time Stamp | | XXh |
| D6FFh | of the manbox of thine stamp | | XXh |
| D700h | | | XXh |
| D701h | CAN0 Mask Register 0 | C0MKR0 | XXh |
| D702h | S. 1. to Madic Regiotor o | Colvilate | XXh |
| D703h |] | | XXh |
| D704h | | | XXh |
| D705h | - CAN0 Mask Register 1 | C0MKR1 | XXh |
| D706h | - Or that Mask Register I | CONTRACT | XXh |
| D707h | 1 | | XXh |
| D708h | | | XXh |
| D709h | CANO Mark Baristar 2 | COMMEDO | XXh |
| D70Ah | CAN0 Mask Register 2 | C0MKR2 | XXh |
| D70Bh | 1 | | XXh |
| D70Ch | | | XXh |
| D70Dh | 1 | 221112 | XXh |
| D70Eh | CAN0 Mask Register 3 | C0MKR3 | XXh |
| | | | XXh |

Note:

Table 4.46 SFR Information (46) (1)

| Address | Register | Symbol | Reset Value |
|----------|---|-----------|-------------|
| D710h | - | - | XXh |
| D711h | | 00111/54 | XXh |
| D712h | -CAN0 Mask Register 4 | C0MKR4 | XXh |
| D713h | | | XXh |
| D714h | | | XXh |
| D715h | | 00111/05 | XXh |
| D716h | -CAN0 Mask Register 5 | C0MKR5 | XXh |
| D717h | | | XXh |
| D718h | | | XXh |
| D719h | CAND Mark Buriation | 00141/D0 | XXh |
| D71Ah | CAN0 Mask Register 6 | C0MKR6 | XXh |
| D71Bh | | | XXh |
| D71Ch | | | XXh |
| D71Dh | | 00111/07 | XXh |
| D71Eh | -CAN0 Mask Register 7 | C0MKR7 | XXh |
| D71Fh | 1 | | XXh |
| D720h | | | XXh |
| D721h | CANO FIFO Describe ID Common Describe 2 | 00510000 | XXh |
| D722h | CAN0 FIFO Receive ID Compare Register 0 | C0FIDCR0 | XXh |
| D723h | | | XXh |
| D724h | | | XXh |
| D725h | | 00510004 | XXh |
| D726h | CAN0 FIFO Receive ID Compare Register 1 | C0FIDCR1 | XXh |
| D727h | | | XXh |
| D728h | | | XXh |
| D729h | | 221111111 | XXh |
| D72Ah | CAN0 Mask Invalid Register | C0MKIVLR | XXh |
| D72Bh | | | XXh |
| D72Ch | | | XXh |
| D72Dh | | 0014150 | XXh |
| D72Eh | CAN0 Mailbox Interrupt Enable Register | COMIER | XXh |
| D72Fh | | | XXh |
| D730h to | | | |
| D79Fh | | | |
| D7A0h | CAN0 Message Control Register 0 | C0MCTL0 | 00h |
| D7A1h | CAN0 Message Control Register 1 | C0MCTL1 | 00h |
| D7A2h | CAN0 Message Control Register 2 | C0MCTL2 | 00h |
| D7A3h | CAN0 Message Control Register 3 | C0MCTL3 | 00h |
| D7A4h | CAN0 Message Control Register 4 | C0MCTL4 | 00h |
| D7A5h | CAN0 Message Control Register 5 | C0MCTL5 | 00h |
| D7A6h | CAN0 Message Control Register 6 | C0MCTL6 | 00h |
| D7A7h | CAN0 Message Control Register 7 | C0MCTL7 | 00h |
| D7A8h | CAN0 Message Control Register 8 | C0MCTL8 | 00h |
| D7A9h | CAN0 Message Control Register 9 | C0MCTL9 | 00h |
| D7AAh | CAN0 Message Control Register 10 | C0MCTL10 | 00h |
| D7ABh | CAN0 Message Control Register 11 | C0MCTL11 | 00h |
| D7ACh | CAN0 Message Control Register 12 | C0MCTL12 | 00h |
| D7ADh | CAN0 Message Control Register 13 | C0MCTL13 | 00h |
| D7AEh | CAN0 Message Control Register 14 | C0MCTL14 | 00h |
| D7AFh | CAN0 Message Control Register 15 | C0MCTL15 | 00h |

Note:

Table 4.47 SFR Information (47) (1)

| Address | Register | Symbol | Reset Value |
|-----------------|---|------------|-------------|
| D7B0h | CAN0 Message Control Register 16 | C0MCTL16 | 00h |
| D7B1h | CANO Message Control Register 17 | COMCTL17 | 00h |
| D7B2h | CAN0 Message Control Register 18 | C0MCTL18 | 00h |
| D7B3h | CANO Message Control Register 19 | C0MCTL19 | 00h |
| D7B4h | CANO Message Control Register 20 | C0MCTL20 | 00h |
| D7B5h | CAN0 Message Control Register 21 | C0MCTL21 | 00h |
| D7B6h | CANO Message Control Register 22 | C0MCTL22 | 00h |
| D7B7h | CANO Message Control Register 23 | COMCTL23 | 00h |
| D7B8h | CANO Message Control Register 24 | COMCTL24 | 00h |
| D7B9h | CANO Message Control Register 25 | C0MCTL25 | 00h |
| D7BAh | CANO Message Control Register 26 | COMCTL26 | 00h |
| D7BBh | CANO Message Control Register 27 | COMCTL27 | 00h |
| D7BCh | CANO Message Control Register 28 | COMCTL28 | 00h |
| D7BDh | CANO Message Control Register 29 | COMCTL29 | 00h |
| D7BDII D7BEh | CANO Message Control Register 30 | COMCTL29 | 00h |
| D7BFh | CANO Message Control Register 31 | COMCTL30 | 00h |
| D7BFn D7C0h | CAINO Message Control Register 31 | CUIVICTEST | |
| D7C0h | CAN0 Control Register | C0CTLR | 0000 0101b |
| | | | 00h |
| D7C2h | CAN0 Status Register | COSTR | 0000 0101b |
| D7C3h | - | | 00h |
| D7C4h | | 00000 | 00h |
| D7C5h | CAN0 Bit Configuration Register | C0BCR | 00h |
| D7C6h | | 222112 | 00h |
| D7C7h | CANO Clock Select Register | COCLKR | 00h |
| D7C8h | CAN0 Receive FIFO Control Register | CORFCR | 1000 0000b |
| D7C9h | CAN0 Receive FIFO Pointer Control Register | C0RFPCR | XXh |
| D7CAh | CAN0 Transmit FIFO Control Register | C0TFCR | 1000 0000b |
| D7CBh | CAN0 Transmit FIFO pointer Control Register | C0TFPCR | XXh |
| D7CCh | CAN0 Error Interrupt Enable Register | C0EIER | 00h |
| D7CDh | CAN0 Error Interrupt Source Judge Register | C0EIFR | 00h |
| D7CEh | CAN0 Receive Error Count Register | C0RECR | 00h |
| D7CFh | CAN0 Transmit Error Count Register | C0TECR | 00h |
| D7D0h | CAN0 Error Code Store Register | C0ECSR | 00h |
| D7D1h | CAN0 Channel Search Support Register | C0CSSR | XXh |
| D7D2h | CAN0 Mailbox Search Status Register | COMSSR | 1000 0000b |
| D7D3h | CAN0 Mailbox Search Mode Register | C0MSMR | 0000 0000b |
| D7D4h | CAN0 Time Stamp Register | COTSR | 00h |
| D7D5h | - OANO TITTE Statiff Register | OUISK | 00h |
| D7D6h | CAN0 Acceptance Filter Support Register | COAFSR | XXh |
| D7D7h | - OANO Acceptance Filler Support Register | CUAFSK | XXh |
| D7D8h | CAN0 Test Control Register | C0TCR | 00h |
| D7D9h | | | |
| D7DAh | | | |
| D7DBh | | | |
| D7DCh | | | <u> </u> |
| D7DDh | | | |
| D7DEh | | | |
| D7DFh | | | |

Note:

4.2 Notes on SFRs

4.2.1 Register Settings

Table 4.48 lists Registers with Write-Only Bits and registers whose function differs between reading and writing. Set these registers with immediate values. Do not use read-modify-write instructions. When establishing the next value by altering the existing value, write the existing value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM. Read-modify-write instructions can be used when writing to the no register bits.

Table 4.48 Registers with Write-Only Bits

| Address | Register | Symbol |
|----------------|---|---------|
| 0249h | UART0 Bit Rate Register | U0BRG |
| 024Bh to 024Ah | UART0 Transmit Buffer Register | U0TB |
| 0259h | UART1 Bit Rate Register | U1BRG |
| 025Bh to 025Ah | UART1 Transmit Buffer Register | U1TB |
| 0269h | UART2 Bit Rate Register | U2BRG |
| 026Bh to 026Ah | UART2 Transmit Buffer Register | U2TB |
| 0299h | UART4 Bit Rate Register | U4BRG |
| 029Bh to 029Ah | UART4 Transmit Buffer Register | U4TB |
| 02A9h | UART3 Bit Rate Register | U3BRG |
| 02ABh to 02AAh | UART3 Transmit Buffer Register | U3TB |
| 02B6h | I2C0 Control Register 1 | S3D0 |
| 02B8h | I2C0 Status Register 0 | S10 |
| 0303h to 0302h | Timer A1-1 Register | TA11 |
| 0305h to 0304h | Timer A2-1 Register | TA21 |
| 0307h to 0306h | Timer A4-1 Register | TA41 |
| 030Ah | Three-Phase Output Buffer Register 0 | IDB0 |
| 030Bh | Three-Phase Output Buffer Register 1 | IDB1 |
| 030Ch | Dead Time Timer | DTT |
| 030Dh | Timer B2 Interrupt Generation Frequency Set Counter | ICTB2 |
| 0327h to 0326h | Timer A0 Register | TA0 |
| 0329h to 0328h | Timer A1 Register | TA1 |
| 032Bh to 032Ah | Timer A2 Register | TA2 |
| 032Dh to 032Ch | Timer A3 Register | TA3 |
| 032Fh to 032Eh | Timer A4 Register | TA4 |
| 037Dh | Watchdog Timer Refresh Register | WDTR |
| 037Eh | Watchdog Timer Start Register | WDTS |
| D4C9h | CAN1 Receive FIFO Pointer Control Register | C1RFPCR |
| D4CBh | CAN1 Transmit FIFO Pointer Control Register | C1TFPCR |
| D7C9h | CAN0 Receive FIFO Pointer Control Register | C0RFPCR |
| D7CBh | CAN0 Transmit FIFO pointer Control Register | C0TFPCR |

Table 4.49 Read-Modify-Write Instructions

| Function | Mnemonic |
|----------------------|--|
| Transfer | MOVDir |
| Bit processing | BCLR, BM <i>Cnd</i> , BNOT, BSET, BTSTC, and BTSTS |
| Shifting | ROLC, RORC, ROT, SHA, and SHL |
| Arithmetic operation | ABS, ADC, ADCF, ADD, DEC, DIV, DIVU, DIVX, EXTS, INC, MUL, MULU, NEG, SBB, and SUB |
| Decimal operation | DADC, DADD, DSBB, and DSUB |
| Logical operation | AND, NOT, OR, and XOR |
| Jump | ADJNZ, SBJNZ |

5. Electrical Characteristics

J-Version

5.1 Electrical Characteristics (J-Version, Common to 3 V and 5 V)

5.1.1 Absolute Maximum Rating

Table 5.1 Absolute Maximum Ratings

| Symbol | Ol Characteristic | | Condition | Value | Unit |
|------------------|-----------------------------|---|------------------------------------|---|------|
| V_{CC} | Supply voltag | upply voltage $V_{CC} = AV_{CC}$ | | -0.3 to 6.5 | V |
| AV _{CC} | Analog supply | voltage | $V_{CC} = AV_{CC}$ | -0.3 to 6.5 | V |
| V_{REF} | Analog refere | nce voltage | | -0.3 to V_{CC} + 0.1 ⁽¹⁾ | V |
| Vı | Input voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 toP9_7, P10_0 to P10_7 XIN, RESET, CNVSS, VREF | | -0.3 to V _{CC} + 0.3 | V |
| V _O | Output voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XOUT | | -0.3 to V _{CC} + 0.3 | V |
| P _d | Power consumption | | -40 °C $\leq T_{opr} \leq 85$ °C | 300 | mW |
| | Operating temperature range | While CPU operation | | -40 to 85 | |
| T _{opr} | | 1 N/hile flach memory | Programming area | 0 to 60 | °C |
| υpi | | program and erase operation | Data area | -40 to 85 | |
| T _{stg} | Storage temp | erature range | | -65 to 150 | °C |

Note:

1. Maximum value is 6.5 V.

5.1.2 Recommended Operating Conditions

Table 5.2 Operating Conditions (1)

 V_{CC} = 3.0 V to 5.5 V, T_{opr} = -40°C to 85°C unless otherwise specified.

| Symbol | | Characteristic | | Value | | | Unit |
|-----------------------|---|--|--|---------------------|---------------------|---------------------|--------|
| | | Characteris | Juo | Min. | Тур. | Max. | Offile |
| V _{CC} | Supply voltage | | | 3.0 | | 5.5 | V |
| AV _{CC} | Analog supply \ | oltage | | | V _{CC} | | V |
| V _{SS} | Ground voltage | | | | 0 | | V |
| AV _{SS} | Analog ground | und voltage | | | 0 | | V |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, | Input level 0.50 V _{CC} | 0.7 V _{CC} | | V _{CC} | V |
| V _{IH} | High level input voltage | P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 | Input level 0.70 V _{CC} | 0.85V _{CC} | | V _{CC} | V |
| | | XIN, RESET, CNVSS | | 0.8 V _{CC} | | V _{CC} | |
| | | When I ² C-bus input level selected | 0.7 V _{CC} | | V _{CC} | V | |
| | | SDAMM, SCLMM | When SMBUS input level selected | 2.1 | | V _{CC} | V |
| | | P0_0 to P0_7, P1_0 to P1_7, | Input level 0.50 V _{CC} | 0 | | 0.3 V _{CC} | V |
| V_IL | Low level input | P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 | Input level 0.70 V _{CC} | 0 | | 0.45V _{CC} | V |
| | | XIN, RESET, CNVSS | L | 0 | | 0.2 V _{CC} | V |
| | | When I ² C-bus input level selected | 0 | | 0.3 V _{CC} | V | |
| | | SDAMM, SCLMM | When SMBUS input level selected | 0 | | 0.8 | V |
| I _{OH(sum)} | High peak output current | to P3_7, P4_0 to P4_7, P5_0 to | Sum of I _{OH(peak)} at P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6 to P8_7, P9_0 to P9_7, P10_0 to P10_7 | | | -80.0 | mA |
| I _{OH(peak)} | High level peak output current | P4_7, P5_0 to P5_7, P6_0 to I | PO_0 to PO_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6 to P8_7, P9_0 to P9_7, P10_0 to P10_7 | | | -10.0 | mA |
| I _{OH(avg)} | High level average output current (1) | | P2_0 to P2_7, P3_0 to P3_7, P4_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P10_0 to P10_7 | | | -5.0 | mA |
| I _{OL(sum)} | Low peak output current | | _7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P10_0 to P10_7 | | | 80.0 | mA |
| I _{OL(peak)} | Low level peak output current | | P2_0 to P2_7, P3_0 to P3_7, P4_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, 7 | | | 10.0 | mA |
| I _{OL(avg)} | Low level average output current (1) | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 | | | | 5.0 | mA |
| f _(XIN) | Main clock inpu | t oscillation frequency (2) | | 0 | | 20 | MHz |
| f _(XCIN) | Sub clock oscill | ation oscillator frequency | | | 32.768 | 50 | kHz |
| f _(PLL) | PLL clock oscill | ation frequency (2) | | 10 | | 32 | MHz |
| f _(BCLK) | CPU operation | frequency | | 0 | | 32 | MHz |
| t _{su(PLL)} | Wait time to sta | bilize PLL frequency synthesize | er | | | 1 | ms |

^{2.} Refer to Figure 5.1 "Main clock input oscillation frequency, PLL clock oscillation frequency" for the relationship between main clock oscillation frequency/PLL clock oscillation frequency and supply voltage.



^{1.} The mean output current is the mean value within 100ms.




Figure 5.1 Main clock input oscillation frequency, PLL clock oscillation frequency

Table 5.3 Recommended Operating Conditions (2/2) (1)

 V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_{opr} = -40°C to 85°C unless otherwise specified.

The ripple voltage must not exceed $V_{r(VCC)}$ and/or $dV_{r(VCC)}/dt$.

| Symbol | Parameter | | | Standard | | Unit |
|--------------------------|---------------------------------|--------------------------|------|----------|------|-------|
| Symbol | Symbol | | Min. | Тур. | Max. | Offic |
| V _{r(VCC)} | Allowable ripple voltage | V _{CC} = 5.0 V | | | 0.5 | Vp-p |
| v r(vCC) | Allowable lipple voltage | $V_{CC} = 3.0 \text{ V}$ | | | 0.3 | Vp-p |
| dV _{r(VCC)} /dt | Ripple voltage falling gradient | V _{CC} = 5.0 V | | | 0.3 | V/ms |
| a v r(vCC)/at | | $V_{CC} = 3.0 \text{ V}$ | | | 0.3 | V/ms |

Note:

1. The device is operationally guaranteed under these operating conditions.




Figure 5.2 Ripple Waveform

5.1.3 A/D Conversion Characteristics

Table 5.4 A/D Conversion Characteristics (1)

 $V_{CC} = AV_{CC} = V_{REF} = 3.0$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V at $T_{opr} = -40$ °C to 85°C unless otherwise specified.

| Cymbal | Parameter | Measuring Condition | , | Standard | | |
|-------------------|----------------------------------|--|------|----------|-----------------|------|
| Symbol | | | Min. | Тур. | Max. | Unit |
| | Resolution | $V_{REF} = V_{CC}$ | | | 10 | Bits |
| 1 | Integral Non-Linearity Error | $V_{REF} = V_{CC} = 5.0 \text{ V}^{(2)}$ | | | ±3 | LSB |
| I _{NL} | integral Non-Lineality Endi | $V_{REF} = V_{CC} = 3.3 \text{ V}^{(2)}$ | | | ±5 | LSB |
| | Absolute Acquirecy | $V_{REF} = V_{CC} = 5.0 \text{ V}^{(2)}$ | | | ±3 | LSB |
| | Absolute Accuracy | $V_{REF} = V_{CC} = 3.3 \text{ V}^{(2)}$ | | | ±5 | LSB |
| | | 4.0 V ≤ V _{CC} ≤ 5.5 V | 2 | | 25 | MHz |
| φAD | A/D operating clock frequency | $3.2~V \leq V_{CC} \leq 4.0~V$ | 2 | | 16 | MHz |
| | | $3.0~V \leq V_{CC} \leq 3.2~V$ | 2 | | 10 | MHz |
| | Tolerance Level Impedance | | | 3 | | kΩ |
| D _{NL} | Differential Non-Linearity Error | (2) | | | ±1 | LSB |
| | Offset Error | (2) | | | ±3 | LSB |
| | Gain Error | (2) | | | ±3 | LSB |
| t _{CONV} | 10-bit Conversion Time | $V_{REF} = V_{CC} = 5V,$ $\phi AD = 25 \text{ MHz}$ | 1.60 | | | μS |
| t _{SAMP} | Sampling time | | 0.6 | | | μS |
| V_{REF} | Reference Voltage | | 3.0 | | V _{CC} | V |
| V _{IA} | Analog Input Voltage (3) | | 0 | | V_{REF} | V |

- 1. Use when $AV_{CC} = V_{CC}$
- 2. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input ports and connect them to V_{SS} . See Figure 5.3 "A/D Accuracy Measure Circuit".
- 3. When analog input voltage is over reference voltage, the result of A/D conversion is 3FFh.




Figure 5.3 A/D Accuracy Measure Circuit

5.1.4 D/A Conversion Characteristics

Table 5.5 D/A Conversion Characteristics

 $V_{CC} = AV_{CC} = V_{REF} = 3.0$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V at $T_{opr} = -40$ °C to 85°C unless otherwise specified.

| Symbol | Parameter | Measuring Condition | | Unit | | |
|-------------------|--------------------------------------|---|------|------|------|------|
| Symbol | Faranielei | Measuring Condition | Min. | Тур. | Max. | Onne |
| - | Resolution | | | | 8 | Bits |
| - | Absolute Accuracy | | | | 2.5 | LSB |
| t _{SU} | Setup Time | | | | 3 | μS |
| R _O | Output Resistance | | 5 | 6 | 8.2 | kΩ |
| I _{VREF} | Reference Power Supply Input Current | See Notes ¹ and ² | | | 1.5 | mA |

- 1. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to 00h.
- 2. The current consumption of the A/D converter is not included. Also, the I_{VREF} of the D/A converter will flow even if the ADSTBY bit in the ADCON1 register is 0 (A/D operation stopped (standby)).

5.1.5 Flash Memory Electrical Characteristics

Table 5.6 CPU Clock When Operating Flash Memory (f_(BCLK))

 V_{CC} = 3.0 to 5.5 V at T_{opr} = -40°C to 85°C, unless otherwise specified.

| Symbol | Parameter | Conditions - | | Unit | | |
|-----------------------|-----------------------------------|--------------|------|------|-------------------|-------|
| Symbol | | | Min. | Тур. | Max. | Offic |
| - | CPU rewrite mode | | | | 16 ⁽¹⁾ | MHz |
| f _(SLOW_R) | Slow read mode | | | | 5 (3) | MHz |
| - | Low current consumption read mode | | | fC | 35 | kHz |
| | Data flash read | | | | 20 (2) | MHz |

- 1. Set the PM17 bit in the PM1 register to 1 (one wait).
- 2. When the frequency is over this value, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit in the PM1 register to 1 (one wait)
- 3. Set the PM17 bit in the PM1 register to 1 (one wait). When using the 125 kHz on-chip oscillator clock or sub clock as the CPU clock source, a wait is not necessary.

Table 5.7 Flash Memory (Program ROM 1, 2) Electrical Characteristics

 $V_{CC} = 3.0$ to 5.5 V at $T_{opr} = 0$ °C to 60°C, unless otherwise specified.

| Symbol | Parameter | Conditions | | Stand | ard | Unit |
|------------------------|---|--|-----------|-------|-----------------------------|-------|
| Symbol | Farameter | Conditions | Min. | Тур. | Max. | Offic |
| - | Program/erase cycles (1, 3, 4) | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | 1,000 (2) | | | times |
| - | Two words program time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 150 | 4000 | μS |
| | Lock bit program time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 70 | 3000 | μS |
| - | Block erase time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 0.2 | 3.0 | S |
| t _{d(SR-SUS)} | Time delay from suspend request until suspend | | | | $5 + \frac{3}{f_{(BCLK)}}$ | ms |
| - | Interval from erase start/restart until following suspend request | | 0 | | | μS |
| - | Suspend interval necessary for auto-erasure to complete (7) | | 20 | | | ms |
| - | Time from suspend until erase restart | | | | $30 + \frac{1}{f_{(BCLK)}}$ | μS |
| - | Program, erase voltage | | 3.0 | | 5.5 | V |
| - | Read voltage | Topr = -40°C to 85°C | 3.0 | | 5.5 | V |
| - | Program, erase temperature | | 0 | | 60 | °C |
| t _{PS} | Flash Memory Circuit Stabilization | Wait Time | | | 50 | μS |
| - | Data hold time (6) | Ambient temperature = 55°C | 20 | | | year |

- 1. Definition of program and erase cycles:
 - The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are n (n = 1,000), each block can be erased n times. For example, if a 64 Kbyte block is erased after writing two word data 16,384 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
- 2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.
- 7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the erase sequence cannot be completed.

Table 5.8 Flash Memory (Data Flash) Electrical Characteristics

 $V_{CC} = 3.0$ to 5.5 V at $T_{opr} = -40$ °C to 85°C, unless otherwise specified.

| Symbol | Parameter | Conditions | | Stand | lard | Unit |
|------------------------|--|--|------------|-------|-----------------------------|-------|
| Symbol | Falameter | Conditions | Min. | Тур. | Max. | Offic |
| - | Program/erase cycles (1, 3, 4) | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | 10,000 (2) | | | times |
| - | Two words program time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 300 | 4000 | μS |
| - | Lock bit program time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 140 | 3000 | μS |
| - | Block erase time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 0.2 | 3.0 | S |
| t _{d(SR-SUS)} | Time delay from suspend request until suspend | | | | $5 + \frac{3}{f_{(BCLK)}}$ | ms |
| - | Interval from erase start/restart until following suspend request | | 0 | | | μS |
| - | Suspend interval necessary for auto-erasure to complete ⁽⁷⁾ | | 20 | | | ms |
| - | Time from suspend until erase restart | | | | $30 + \frac{1}{f_{(BCLK)}}$ | μS |
| - | Program, erase voltage | | 3.0 | | 5.5 | V |
| - | Read voltage | | 3.0 | | 5.5 | V |
| - | Program, erase temperature | | -40 | | 85 | °C |
| t _{PS} | Flash memory circuit stabilization wait time | | | | 50 | μS |
| - | Data hold time (6) | Ambient temperature = 55°C | 20 | | | year |

1. Definition of program and erase cycles

The program and erase cycles refer to the number of per-block erasures.

If the program and erase cycles are n (n = 10,000), each block can be erased n times.

For example, if a 4 Kbyte block is erased after writing two word data 1,024 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).

- 2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 256 groups before erasing them all in one operation. In addition, averaging the erasure cycles between blocks A and B can further reduce the actual erasure cycles. It is also advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.
- 7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the erase sequence cannot be completed.

5.1.6 E²PROM Emulation Data Flash

Table 5.9 E²PROM Emulation Data Flash Electrical Characteristics

VCC = 3.0 to 5.5 V, VSS = 0 V, and T_{opr} = -40°C to 85°C unless otherwise specified.

| Symbol | Ch | aracteristic | | Value | | Unit | |
|-----------------|--|-----------------------------------|--------|-------|------|-------|--|
| Symbol | On | aracteristic | Min. | Тур. | Max. | Offic | |
| _ | Program/erase cycles (1) | | 100000 | | | times | |
| _ | Word program time (2-byte p | orogram) | | 100 | 2000 | μs | |
| _ | Read time (2-byte read) | | | 1 | μs | | |
| _ | Block erase time (32-byte block | ock) | | 15 | 200 | ms | |
| t _{PS} | Flash memory circuit stabiliz (sleep mode to normal mode | | | 50 | μs | | |
| _ | Data hold time (2) | Ambient temperature = 55°C (3, 4) | 20 | | | years | |

- 1. Definition of program/erase cycles definition
 - This value represents the number of erasure per block.
 - If the flash memory is programmed/erased n times, each block can be erased n times.
 - i.e. If a word write is performed in different 16 addresses in a block and then the block is erased, it is considered the programming/erasure is performed just once. However a write in the same address more than once for one erasure is disabled. (overwrite disabled).
- 2. The data hold time includes the periods when the supply voltage is not applied and no clock is provided.
- 3. This data hold time includes (7000) hours in Ambient temperature = 85°C.
- 4. Please contact a Renesas Electronics sales office regarding data retention time other than the above.

5.1.7 Voltage Detector and Power Supply Circuit Electrical Characteristics

Table 5.10 Voltage Detector 0 Electrical Characteristics

The measurement condition is V_{CC} = 3.0 to 5.5 V, T_{opr} = -40°C to 85°C, unless otherwise specified.

| Symbol | Parameter | Condition | Standa | | t | Unit |
|---------------------|--|----------------------------------|--------|------|------|-------|
| Gyrribor | Voltage detection level V _{det0} Waiting time until voltage detector operation starts (1) | Condition | Min. | Тур. | Max. | 01111 |
| V _{det0} | Voltage detection level V _{det0} | When V _{CC} is falling. | 2.70 | 2.85 | 3.00 | V |
| t _{d(E-A)} | | V _{CC} = 3.0 to 5.0 V | | | 100 | μS |

Note:

 Necessary time until the voltage detector operates when setting to 1 again after setting the VC25 bit in the VCR2 register to 0.

Table 5.11 Voltage Detector 2 Electrical Characteristics

The measurement condition is V_{CC} = 3.0 to 5.5 V, T_{opr} = -40°C to 85°C, unless otherwise specified.

| Symbol | Parameter | Condition | ; | d | Unit | |
|---------------------|---|--|------|------|------|-------|
| Symbol | i didilietei | Condition | Min. | Тур. | Max. | Offic |
| Vdet2_0 | Voltage detection level Vdet2_0 | | | 3.21 | | V |
| Vdet2_1 | Voltage detection level Vdet2_1 | | | 3.36 | | V |
| Vdet2_2 | Voltage detection level Vdet2_2 | | | 3.51 | | V |
| Vdet2_3 | Voltage detection level Vdet2_3 | When V _{CC} is falling | | 3.66 | | V |
| Vdet2_4 | Voltage detection level Vdet2_4 | | 3.51 | 3.81 | 4.11 | V |
| Vdet2_5 | Voltage detection level Vdet2_5 | | | 3.96 | | V |
| Vdet2_6 | Voltage detection level Vdet2_6 | | | 4.10 | | V |
| Vdet2_7 | Voltage detection level Vdet2_7 | | | 4.25 | | V |
| - | Hysteresis width at the rising of V _{CC} in voltage detector 2 | | | 0.15 | | ٧ |
| t _{d(E-A)} | Waiting time until voltage detector operation starts (1) | $V_{CC} = 3.0 \text{ to } 5.0 \text{ V}$ | | | 100 | μS |

Note:

Necessary time until the voltage detector operates after setting to 1 again after setting the VC27 bit in the VCR2 register to 0.

Table 5.12 Power-On Reset Circuit

The measurement condition is $T_{opr} = -40^{\circ}C$ to $85^{\circ}C$, unless otherwise specified.

| Symbol | Parameter | Condition | : | Unit | | |
|---------------------|--|-----------|------|------|-------|-------|
| Symbol | i alametei | Condition | Min. | Тур. | Max. | Offic |
| t _{rth} | External power V _{CC} rise gradient | | 2.0 | | 50000 | mV/ms |
| t _{fth} | External power V _{CC} fall gradient | | | | 50000 | mV/ms |
| V _{por} | Voltage at which power-on reset enabled (1) | | | | 0.1 | V |
| t _{w(por)} | Hold time at which power-on reset enabled | | 1.0 | | | ms |

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS1 address to 0.




Figure 5.4 Power-On Reset Circuit Electrical Characteristics

Table 5.13 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Magazina Condition | 5 | Unit | | |
|---------------------|---|---------------------|------|------|------|-------|
| Symbol | Parameter | Measuring Condition | Min. | Тур. | Max. | Offit |
| t _{d(P-R)} | Time for Internal Power Supply Stabilization During Powering-On | | | | 5 | ms |
| t _{d(R-S)} | STOP Release Time | VCC = 3.0 V to 5.5V | | | 300 | μS |
| t _{d(W-S)} | Low Power Mode Wait Mode Release Time | | | | 300 | μS |

Note:

1. When $V_{CC} = 5 \text{ V}$.




Figure 5.5 Power Supply Circuit Timing Diagram

5.1.8 Oscillation Circuit Electrical Characteristics

Table 5.14 On-chip Oscillator Oscillation Circuit Electrical Characteristics

 V_{CC} = 3.0 to 5.5 V, T_{opr} = $-40^{\circ}C$ to 85°C, unless otherwise specified

| Symbol | Characteristic | , | | Unit | |
|---------------------|--|---|------|------|-----|
| Symbol | Characteristic | Min. | Тур. | Max. | |
| f _{OCO-S} | 125 kHz on-chip oscillator oscillation frequency | 100 | 125 | 150 | kHz |
| f _{OCO40M} | 40 MHz on-chip oscillator oscillation frequency | 32 | 40 | 48 | MHz |

Electrical Characteristics (J-Version, $V_{CC} = 5 \text{ V}$) 5.2

Electrical Characteristics 5.2.1

J-Version, $V_{CC} = 5 \text{ V}$

Table 5.15

able 5.15 Electrical Characteristics (1) $V_{CC} = 4.2$ to 5.5 V, $V_{SS} = 0$ V at $T_{opr} = -40$ °C to 85°C, $f_{(BCLK)} = 32$ MHz unless otherwise specified.

| | | _ | | | S | andard | | |
|----------------------------------|-----------------------|--|--|----------------------------|-----------------------|--------|--------------------|------|
| Symbol | | Para | ameter | Measuring Condition | Min. | Тур. | Max. | Unit |
| V _{OH} | HIGH Output Voltage | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_4, 7, P9_0 to P9_7, P10_0 to P10_7 | I _{OH} =–5 mA | V _{CC} _2.0 | | V _{CC} | V |
| V _{OH} | HIGH Output Voltage | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_4, 7,P9_0 to P9_7, P10_0 to P10_7 | I _{OH} = -200 μA | V _{CC-} -0.3 | | V _{CC} | V |
| | | | HIGH POWER | I _{OH} = −1 mA | V _{CC} -2.0 | | V _{CC} | |
| | HIGH Output Voltage | e XOUT | LOW POWER | $I_{OH} = -0.5 \text{ mA}$ | V _{CC} -2.0 | | V _{CC} | V |
| V _{OH} | | | HIGH POWER | With no load applied | | 2.5 | | |
| | HIGH Output Voltage | e XCOUT | LOW POWER | With no load applied | | 1.6 | | V |
| V _{OL} | LOW Output Voltage | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_7, 7, P10_0 to P10_7 | I _{OL} = 5 mA | | | 2.0 | V |
| V _{OL} | LOW Output Voltage | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_7, 7, P10_0 to P10_7 | I _{OL} = 200 μA | | | 0.45 | V |
| V _{OL} | 10000 | VOLIT | HIGH POWER | I _{OL} = 1 mA | | | 2.0 | |
| | LOW Output Voltage | XOUT | LOW POWER | $I_{OL} = 0.5 \text{ mA}$ | | | 2.0 | V |
| | 1.014.0.1.11.11 | VOCUT | HIGH POWER | With no load applied | | 0 | | ., |
| | LOW Output Voltage | XCOUT | LOW POWER | With no load applied | | 0 | | V |
| V _T +-V _{T-} | Hysteresis | NMI, ADTRO CLK0 to CLI KIO to KI3, R | AIN, TB0IN to TB5IN, INTO to INT7, 5, CTS0 to CTS3, SCL2, SDA2, 64, TA0OUT to TA4OUT, EXD0 to RXD4, ZP, IDU, IDW, IDV, D to INPC1_7, SSI0, SSCK0, SCS0, 60, CRX1 | | 0.2 | | 0.4V _{CC} | V |
| V _{T+} -V _{T-} | Hysteresis | RESET | · | | 0.2 | | 2.5 | V |
| V _{T+} -V _{T-} | Hysteresis | XIN | | | 0.2 | | 0.8 | V |
| I _{IH} | HIGH Input Current | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_7, 7, P10_0 to P10_7 CNVSS | V ₁ = 5 V | | | 5.0 | μА |
| I _{IL} | LOW Input Current | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_7, 7, P10_0 to P10_7 CNVSS | V _I = 0 V | | | -5.0 | μА |
| R _{PULLUP} | Pull-Up Resistance | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_4, 7, P9_0 to P9_7, P10_0 to P10_7 | V _I = 0 V | 30 | 50 | 170 | kΩ |
| R _{fXIN} | Feedback Resistanc | e XIN | | | | 1.5 | | МΩ |
| R _{fXCIN} | Feedback Resistanc | e XCIN | | | | 15 | | МΩ |
| V_{RAM} | RAM Retention Volta | M Retention Voltage | | At stop mode | 2.0 | | | V |

Table 5.16 Electrical Characteristics (2)

 T_{opr} = $-40^{\circ} C$ to $85^{\circ} C$ unless otherwise specified.

| Symbol | Parameter | Ι. | Measuring Condition | Standard | | | Unit |
|---|---|---|--|----------|------|------|------|
| Syllibol | raiametei | IV. | | Min. | Тур. | Max. | OII |
| | | | f _(BCLK) = 32 MHz, XIN = 8 MHz (square wave), PLL multiply-by-8 125 kHz on-chip oscillator operates | | 25 | 45 | m/ |
| | | High speed mode | f _(BCLK) = 20 MHz, XIN = 20 MHz (square wave), 125 kHz on-chip oscillator operates | | 21 | 39 | m/ |
| | | | f _(BCLK) = 16 MHz, XIN = 16 MHz (square wave), 125 kHz on-chip oscillator operates | | 17 | | m |
| Power Supply Current (V _{CC} = 4.2V to 5.5 V) In single-chip | 40 MHz on-chip oscillator | Main clock stops 40 MHz on-chip oscillator operates 125 kHz on-chip oscillator operates No division | | 21 | 39 | m | |
| | | mode | Main clock stops 40 MHz on-chip oscillator operates 125 kHz on-chip oscillator operates Divide-by-8 | | 6 | | m |
| | Current (V _{CC} = 4.2V to 5.5 V) | 125 kHz on-chip oscillator mode | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Divide-by-8 FMR22 = FMR23 = 1 (Low-current consumption read mode) | | 190 | 580 | μ |
| | pins are open and other pins are Vss | Low power mode | f _(BCLK) = 32 kHz On Flash memory ⁽²⁾ FMR22 = FMR23 = 1 (Low-current consumption read mode) | | 200 | | μ |
| | | | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates Topr = 25°C | | 25 | | μ |
| | | Wait mode | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates Topr = 85°C | | 55 | | μ/ |
| | | Stop mode | T _{opr} = 25°C | | 3 | 15 | μA |
| | | | T _{opr} = 85°C | | 30 | | μ |
| | | During flash memory program | $f_{(BCLK)}$ = 10 MHz, PM17 = 1 (one wait) V_{CC} = 5.0 V | | 20.0 | | m. |
| | | During flash memory erase | $f_{(BCLK)}$ = 10 MHz, PM17 = 1 (one wait) V_{CC} = 5.0 V | | 30.0 | | m |
| det2 | Low Voltage Detec | tion Dissipation Current | | | 3 | | μ |
| det0 | Reset Area Detect | ion Dissipation Current | | | 6 | | μ |

Note:

1. This indicates the memory in which the program to be executed exists.

5.2.2 Timing Requirements (Peripheral Functions and Others)

($V_{CC} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified}$)

5.2.2.1 Reset Input (RESET Input)

Table 5.17 Reset Input (RESET Input)

| Symbol | Parameter | Stan | Max. | Unit |
|---------------|-----------------------------|------|------|-------|
| Symbol | i arameter | Min. | | Offic |
| $t_{w(RSTL)}$ | RESET input low pulse width | 10 | | μs |




Figure 5.6 Reset Input (RESET Input)

5.2.2.2 External Clock Input

Table 5.18 External Clock Input (XIN Input) (1)

| Symbol | Parameter | Standard | | Unit |
|----------------|---------------------------------------|----------|------|-------|
| | Faianetei | Min. | Max. | Offic |
| t _c | External clock input cycle time | 50 | | ns |
| $t_{w(H)}$ | External clock input high pulse width | 20 | | ns |
| $t_{w(L)}$ | External clock input low pulse width | 20 | | ns |
| t _r | External clock rise time | | 9 | ns |
| t _f | External clock fall time | | 9 | ns |

Note:

1. The condition is $V_{CC} = 5.0V$.




Figure 5.7 External Clock Input (XIN Input)

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ unless otherwise specified)

5.2.2.3 Timer A Input

Table 5.19 Timer A Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Stan | andard | Linit |
|---------------------|------------------------------|------|--------|--------------|
| | Falantelei | Min. | Max. | Unit ns ns |
| t _{c(TA)} | TAilN input cycle time | 100 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 40 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 40 | | ns |

Table 5.20 Timer A Input (Gating Input in Timer Mode)

| Symbol | Parameter | Stan | ndard | Unit |
|---------------------|------------------------------|------|-------|---------|
| | i didiffetei | Min. | Max. | Unit ns |
| t _{c(TA)} | TAilN input cycle time | 400 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 200 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 200 | | ns |

Table 5.21 Timer A Input (External Trigger Input in One-shot Timer Mode)

| Symbol | Parameter | Stan | dard | Linit |
|---------------------|------------------------------|------|------|-------|
| | Falantetel | Min. | Max. | ns ns |
| $t_{c(TA)}$ | TAilN input cycle time | 200 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 100 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 100 | | ns |

Table 5.22 Timer A Input (External Trigger Input in PWM Mode, Programmable Output Mode)

| Symbol | Parameter | Stan | dard | Unit |
|---------------------|------------------------------|------|------|-------|
| Symbol | i didiffetei | Min. | Max. | Offic |
| t _{w(TAH)} | TAilN input high pulse width | 100 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 100 | | ns |




Figure 5.8 Timer A Input

Timing Requirements

(V_{CC} = 5 V, V_{SS} = 0 V, at T_{opr} = -40° C to 85° C unless otherwise specified)

Table 5.23 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

| Symbol | Parameter | Stan | dard | Unit |
|-----------------------------|-------------------------|------|------|-------|
| Symbol | Faianielei | Min. | Max. | Offic |
| t _{c(TA)} | TAilN input cycle time | 800 | | ns |
| t _{su(TAIN-TAOUT)} | TAiOUT input setup time | 200 | | ns |
| t _{su(TAOUT-TAIN)} | TAilN input setup time | 200 | | ns |




Figure 5.9 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ unless otherwise specified)

5.2.2.4 Timer B Input

Table 5.24 Timer B Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Star | ıdard | Unit |
|---------------------|--|------|-------|-------|
| | Falametel | Min. | Max. | Offic |
| t _{c(TB)} | TBiIN input cycle time (counted on one edge) | 100 | | ns |
| t _{w(TBH)} | TBilN input high pulse width (counted on one edge) | 40 | | ns |
| t _{w(TBL)} | TBiIN input low pulse width (counted on one edge) | 40 | | ns |
| t _{c(TB)} | TBilN input cycle time (counted on both edges) | 200 | | ns |
| t _{w(TBH)} | TBilN input high pulse width (counted on both edges) | 80 | | ns |
| t _{w(TBL)} | TBiIN Input low pulse width (counted on both edges) | 80 | | ns |

Table 5.25 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard | Unit | |
|---------------------|------------------------------|----------|------|-------|
| | Falameter | Min. | Max. | Offic |
| $t_{c(TB)}$ | TBiIN input cycle time | 400 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width | 200 | | ns |
| $t_{w(TBL)}$ | TBiIN input low pulse width | 200 | | ns |

Table 5.26 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard | | Unit |
|---------------------|------------------------------|----------|------|-------|
| | Falanielei | Min. | Max. | Offic |
| $t_{c(TB)}$ | TBiIN input cycle time | 400 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width | 200 | | ns |
| t _{w(TBL)} | TBiIN input low pulse width | 200 | | ns |




Figure 5.10 Timer B Input

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ unless otherwise specified)

5.2.2.5 Timer S Input

Table 5.27 Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)

| Symbol | Parameter | Star | Standard Min. Max. | Unit |
|------------------------------|-------------------------------------|------|--------------------|-------|
| | Falantete | Min. | | Offic |
| t _{w(TSH)} | TSUDA, TSUDB input high pulse width | 2 | | μS |
| t _{w(TSL)} | TSUDA, TSUDB input low pulse width | 2 | | μS |
| t _{su(TSUDA-TSUDB)} | TSUDB input setup time | 1 | | μS |
| t _{su(TSUDB-TSUDA)} | TSUDA input setup time | 1 | | μS |




Figure 5.11 Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ unless otherwise specified)

5.2.2.6 Serial Interface

Table 5.28 Serial Interface

| Symbol | Parameter | Standard | Unit | |
|----------------------|-----------------------------|----------|------|-------|
| Symbol | Farametei | Min. | Max. | Offic |
| t _{c(CK)} | CLKi input cycle time | 200 | | ns |
| t _{w(CKH)} | CLKi input high pulse width | 100 | | ns |
| t _{w(CKL)} | CLKi input low pulse width | 100 | | ns |
| t _{d(C-Q)} | TXDi output delay time | | 80 | ns |
| t _{h(C-Q)} | TXDi hold time | 0 | | ns |
| t _{su(D-C)} | RXDi input setup time | 70 | | ns |
| t _{h(C-D)} | RXDi input hold time | 90 | | ns |




Figure 5.12 Serial Interface

5.2.2.7 External Interrupt INTi Input

Table 5.29 External Interrupt INTi Input

| Symbol | Parameter | Stan | Unit | |
|--------------|-----------------------------|-----------|------|-------|
| | Falameter | Min. Max. | | Offic |
| $t_{w(INH)}$ | INTi input high pulse width | 250 | | ns |
| $t_{w(INL)}$ | INTi input low pulse width | 250 | | ns |




Figure 5.13 External Interrupt INTi Input

Timing Requirements

(V_{CC} = 5 V, V_{SS} = 0 V, at T_{opr} = -40°C to 85°C unless otherwise specified)

5.2.2.8 Multi-master I²C-bus

Table 5.30 Multi-master I²C-bus

| Symbol | Parameter | Standard (| Clock Mode | High-speed | l locit | |
|---------------------|---------------------------------|------------|------------|-------------|---------|------|
| | | Min. | Max. | Min. | Max. | Unit |
| t _{BUF} | Bus free time | 4.7 | | 1.3 | | μS |
| t _{HD;STA} | Hold time in start condition | 4.0 | | 0.6 | | μS |
| t_{LOW} | Hold time in SCL clock 0 status | 4.7 | | 1.3 | | μS |
| t _R | SCL, SDA signals' rising time | | 1000 | 20 + 0.1 Cb | 300 | ns |
| t _{HD;DAT} | Data hold time | 0 | | 0 | 0.9 | μS |
| t _{HIGH} | Hold time in SCL clock 1 status | 4.0 | | 0.6 | | μS |
| f _F | SCL, SDA signals' falling time | | 300 | 20 + 0.1 Cb | 300 | ns |
| t _{su;DAT} | Data setup time | 250 | | 100 | | ns |
| t _{su;STA} | Setup time in restart condition | 4.7 | | 0.6 | | μS |
| t _{su;STO} | Stop condition setup time | 4.0 | | 0.6 | | μS |




Figure 5.14 Multi-master I²C-bus

Timing Requirements

(V_{CC} = 5 V, V_{SS} = 0 V, at T_{opr} = -40° C to 85° C unless otherwise specified)

5.2.2.9 Serial bus interface

Table 5.31 Serial Bus Interface

| Commando and | Characteristic | | Measurement condition | | 1.1-20 | | |
|----------------------------|--------------------------------|--------|---|--|--------|---|----------------------|
| Symbol | | | | Min. | Тур. | Max. | Unit |
| t _{c(SSCK)} | SSCK clock cycle time | | | 250 | | | ns |
| t _{w(SSCKH)} | SSCK clock high pulse wid | th | | 0.4 | | 0.6 | t _{c(SSCK)} |
| t _{w(SSCKL)} | SSCK clock low pulse widtl | า | | 0.4 | | 0.6 | t _{c(SSCK)} |
| | CCCK alsolvations times | Master | | | | 1 | t _{CYC} (1) |
| t _{r(SSCK)} | SSCK clock rising time | Slave | | | | 1 | μS |
| + | SSCK clock falling time | Master | | | | 1 | t _{CYC} (1) |
| t _f (SSCK) | | Slave | | | | 1 | μS |
| t _{su(SSIO-SSCK)} | SSO, SSI data input setup time | | | 100 | | | ns |
| t _{h(SSCK-SSIO)} | SSO, SSI data input hold ti | me | | 1 | | | t _{CYC} (1) |
| t _{su(SCS-SSCK)} | SCS setup time | Slave | | 1 t _{CYC} + 50 ⁽¹⁾ | | | ns |
| t _{h(SSCK-SCS)} | SCS hold time | Slave | | 1 t _{CYC} + 50 ⁽¹⁾ | | | ns |
| t _{d(SSCK-SSIO)} | SS0, SSI data output delay | time | | | | 1 | t _{CYC} (1) |
| t _{en(SCS-SSI)} | SSI output enable time | | $3.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ | | | 1.5 t _{CYC} + 100 ⁽¹⁾ | ns |
| t _{dis(SCS-SSI)} | SSI output disable time | | $3.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ | | | 1.5 t _{CYC} + 100 ⁽¹⁾ | ns |

Note:

1. 1 t_{CYC} is 1/f1 (s).




Figure 5.15 I/O Timing of Serial Bus Interface (Master)




Figure 5.16 I/O Timing of Serial Bus Interface (Slave)




Figure 5.17 I/O Timing of Serial Bus Interface (Synchronous Communication Mode)




Figure 5.18 Switching Characteristic Measurement Circuit

Electrical Characteristics (J-Version, $V_{CC} = 3 \text{ V}$) 5.3

Electrical Characteristics 5.3.1

J-Version, $V_{CC} = 3 \text{ V}$

Table 5.32

able 5.32 Electrical Characteristics (1) $V_{CC} = 3.0$ to 3.6 V, $V_{SS} = 0$ V at $T_{opr} = -40$ °C to 85°C, $f_{(BCLK)} = 32$ MHz unless otherwise specified.

| | | | , - | , | Cto | ndord | | |
|----------------------------------|---------------------------|--|--|----------------------------|-------------------------|-------|--------------------|------|
| Symbol | Parameter | | | Measuring Condition | Standard Min. Typ. Max. | | | Unit |
| V _{OH} | HIGH Output Voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6 to P8_7, P9_0 to P9_7, P10_0 to P10_7 | | I _{OH} = -1 mA | V _{CC} -0.5 | тур. | V _{CC} | V |
| | HIGH Output Voltage XOUT | | HIGH POWER | $I_{OH} = -0.1 \text{ mA}$ | V _{CC} -0.5 | | V _{CC} | V |
| V _{OH} | | | LOW POWER | $I_{OH} = -50 \mu A$ | V _{CC} -0.5 | | V _{CC} | |
| | HIGH Outpu | it Voltage XCOUT | HIGH POWER | With no load applied | | 2.5 | | V |
| | | | LOW POWER | With no load applied | | 1.6 | | |
| V _{OL} | LOW Output Voltage | P0_0 to P0_7, P1_0 to P2_7, P3_0 to P3_7, F P5_0 to P5_7, P6_0 to P7_7, P8_0 to P8_7, F P10_0 to P10_7 | P4_0 to P4_7, P6_7, P7_0 to | I _{OL} = 1mA | | | 0.5 | V |
| | | | HIGH POWER | $I_{OL} = 0.1 \text{mA}$ | | | 0.5 | |
| V | LOW Outpu | t Voltage XOUT | LOW POWER | I _{OL} = 50μA | | | 0.5 | V |
| V_{OL} | | | HIGH POWER | With no load applied | | 0 | | ., |
| | LOW Output Voltage XCOUT | | LOW POWER | With no load applied | | 0 | | V |
| V _{T+-} V _{T-} | Hysteresis | TAOIN to TA4IN, TBOIN to INT7, NMI, ADTRG, SCL2, SDA2, CLK0 to to TA4OUT, KIO to KI3 ZP, IDU, IDW, IDV, SD INPC1_7, SSI0, SSCK CRX0, CRX1 | CTS0 to CTS3, CLK4, TA0OUT , RXD0 to RXD4, , INPC1_0 to | | | | 0.4V _{CC} | V |
| $V_{T+-}V_{T-}$ | Hysteresis | RESET | | | | | 1.8 | V |
| $V_{T+-}V_{T-}$ | Hysteresis | XIN | | | | | 0.8 | V |
| I _{IH} | HIGH Input Current | P0_0 to P0_7, P1_0 to P2_7, P3_0 to P3_7, F P5_0 to P5_7, P6_0 to P7_7, P8_0 to P8_7, F P10_0 to P10_7 XIN, RESET, CNVSS | P4_0 to P4_7, P6_7, P7_0 to | V _I = 3V | | | 4.0 | μА |
| I _{IL} | LOW Input Current | P0_0 to P0_7, P1_0 to P2_7, P3_0 to P3_7, F P5_0 to P5_7, P6_0 to P7_7, P8_0 to P8_7, F P10_0 to P10_7 XIN, RESET, CNVSS | P4_0 to P4_7, P6_7, P7_0 to | V _I = 0V | | | -4.0 | μА |
| R _{PULLUP} | Pull-Up Resistance | P0_0 to P0_7, P1_0 to P2_7, P3_0 to P3_7, F P5_0 to P5_7, P6_0 to P7_7, P8_0 to P8_4, F P9_0 to P9_7, P10_0 | P4_0 to P4_7, DP6_7, P7_0 to P8_6 to P8_7, | V _I = 0V | 50 | 100 | 500 | kΩ |
| R _{fXIN} | Feedback R | esistance XIN | | | | 3.0 | | МΩ |
| R _{fXCIN} | Feedback R | esistance XCIN | | | | 25 | | МΩ |
| V_{RAM} | RAM Retent | tion Voltage | | At stop mode | 2.0 | | | V |

Table 5.33 Electrical Characteristics (2)

Topr = -40°C to 85°C unless otherwise specified.

| Symbol | Parameter | Measuring Condition | | Standard | | | Unit |
|--------------------|--|------------------------------------|--|----------|------|--------------|-------|
| Суппоот | raiaiiletei | | Toda and Social and So | Min. | Тур. | Max. | 01111 |
| | | | f _(BCLK) = 32 MHz, XIN = 8 MHz (square wave), PLL multiply-by-8 125 kHz on-chip oscillator operates | | 23 | 43 | mA |
| | | High speed mode | f _(BCLK) = 20 MHz, XIN = 20 MHz (square wave), 125 kHz on-chip oscillator operates | | 20 | 38 | mA |
| | | | f _(BCLK) = 16 MHz, XIN = 16 MHz (square wave), 125 kHz on-chip oscillator operates | | 16 | | mA |
| | | 40 MHz on-chip oscillator | Main clock stops 40 MHz on-chip oscillator operates 125 kHz on-chip oscillator operates No division | | 20 | 38 | mA |
| | Power Supply Current (V _{CC} = 3.0 V to 3.6 V) In single-chip mode, the output pins are open and other pins are VSS | mode | Main clock stops 40 MHz on-chip oscillator operates 125 kHz on-chip oscillator operates Divide-by-8 | | 6 | 38 38 580 12 | mA |
| I _{CC} II | | 125 kHz on-chip oscillator mode | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Divide-by-8 FMR22 = FMR23 = 1 (Low-current consumption read mode) | | 190 | 580 | μА |
| | | Low power mode | f _(BCLK) = 32 kHz On Flash memory ⁽¹⁾ FMR22 = FMR23 = 1 (Low-current consumption read mode) | | 200 | | μА |
| | | We't words | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates Topr = 25°C | | 25 | | μА |
| | wa | Wait mode | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates Topr = 85°C | | 55 | | μА |
| | | Stop mode | $T_{opr} = 25^{\circ}C$ | | 2 | 12 | μА |
| | | | T _{opr} = 85°C | | 30 | | μА |
| | | During flash memory program | $f_{(BCLK)}$ = 10 MHz, PM17 = 1 (one wait) V_{CC} = 3.0 V | | 20.0 | | mA |
| | | During flash memory erase | $f_{(BCLK)}$ = 10 MHz, PM17 = 1 (one wait) V_{CC} = 3.0 V | | 30.0 | | mA |
| I _{det2} | Low Voltage Detec | tion Dissipation Current | | | 3 | | μА |
| det0 | Reset Area Detect | ion Dissipation Current | | | 6 | | μΑ |

Note:

1. This indicates the memory in which the program to be executed exists.

5.3.2 Timing Requirements (Peripheral Functions and Others)

(V_{CC} = 3 V, V_{SS} = 0 V, at T_{opr} = -40°C to 85°C unless otherwise specified)

5.3.2.1 Reset Input (RESET Input)

Table 5.34 Reset Input (RESET Input)

| Symbol | Parameter | Standard | | Unit |
|----------------------|-----------------------------|----------|------|-------|
| | i didiffeter | Min. | Max. | Offic |
| t _{w(RSTL)} | RESET input low pulse width | 10 | | μS |




Figure 5.19 Reset Input (RESET Input)

5.3.2.2 External Clock Input

Table 5.35 External Clock Input (XIN input) (1)

| Symbol | Parameter | Standard | | Unit | |
|-------------------|---------------------------------------|----------|------|-------|--|
| | 1 didiliotoi | Min. | Max. | Offic | |
| t _c | External clock input cycle time | 50 | | ns | |
| t _{w(H)} | External clock input high pulse width | 20 | | ns | |
| $t_{w(L)}$ | External clock input low pulse width | 20 | | ns | |
| t _r | External clock rise time | | 9 | ns | |
| t _f | External clock fall time | | 9 | ns | |

Note:

1. The condition is $V_{CC} = 3.0V$.




Figure 5.20 External Clock Input (XIN Input)

Timing Requirements

($V_{CC} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified}$)

5.3.2.3 Timer A Input

Table 5.36 Timer A Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| t _{c(TA)} | TAilN input cycle time | 150 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 60 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 60 | | ns |

Table 5.37 Timer A Input (Gating Input in Timer Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| t _{c(TA)} | TAilN input cycle time | 600 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 300 | | ns |
| $t_{w(TAL)}$ | TAilN input low pulse width | 300 | | ns |

Table 5.38 Timer A Input (External Trigger Input in One-shot Timer Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| t _{c(TA)} | TAilN input cycle time | 300 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 150 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 150 | | ns |

Table 5.39 Timer A Input (External Trigger Input in PWM Mode, Programmable Output Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| t _{w(TAH)} | TAilN input high pulse width | 150 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 150 | | ns |




Figure 5.21 Timer A Input

Timing Requirements

(V_{CC} = 3 V, V_{SS} = 0 V, at T_{opr} = -40°C to 85°C unless otherwise specified)

Table 5.40 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

| Symbol | Parameter | Stan | Lloit | |
|-----------------------------|-------------------------|------|-------|------|
| | | Min. | Max. | Unit |
| t _{c(TA)} | TAilN input cycle time | 2 | | μS |
| t _{su(TAIN-TAOUT)} | TAiOUT input setup time | 500 | | ns |
| t _{su(TAOUT-TAIN)} | TAilN input setup time | 500 | | ns |




Figure 5.22 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Timing Requirements

($V_{CC} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified}$)

5.3.2.4 Timer B Input

Table 5.41 Timer B Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|--|------|------|-------|
| Symbol | Falanetei | Min. | Max. | Offic |
| t _{c(TB)} | TBiIN input cycle time (counted on one edge) | 150 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width (counted on one edge) | 60 | | ns |
| t _{w(TBL)} | TBiIN input low pulse width (counted on one edge) | 60 | | ns |
| t _{c(TB)} | TBiIN input cycle time (counted on both edges) | 300 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width (counted on both edges) | 120 | | ns |
| t _{w(TBL)} | TBiIN Input low pulse width (counted on both edges) | 120 | | ns |

Table 5.42 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| $t_{c(TB)}$ | TBiIN input cycle time | 600 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width | 300 | | ns |
| $t_{w(TBL)}$ | TBiIN input low pulse width | 300 | | ns |

Table 5.43 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| $t_{c(TB)}$ | TBiIN input cycle time | 600 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width | 300 | | ns |
| t _{w(TBL)} | TBiIN input low pulse width | 300 | | ns |




Figure 5.23 Timer B Input

Timing Requirements

($V_{CC} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified}$)

5.3.2.5 Timer S Input

Table 5.44 Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)

| Symbol | Parameter | Star | Standard | | |
|------------------------------|-------------------------------------|------|----------|------|--|
| | | Min. | Max. | Unit | |
| t _{w(TSH)} | TSUDA, TSUDB input high pulse width | 2 | | μS | |
| t _{w(TSL)} | TSUDA, TSUDB input low pulse width | 2 | | μS | |
| t _{su(TSUDA-TSUDB)} | TSUDB input setup time | 1 | | μS | |
| t _{su(TSUDB-TSUDA)} | TSUDA input setup time | 1 | | μS | |




Figure 5.24 Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)

Timing Requirements

($V_{CC} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ unless otherwise specified}$)

5.3.2.6 Serial Interface

Table 5.45 Serial Interface

| Symbol | Parameter | Stan | Unit | |
|----------------------|-----------------------------|------|------|-------|
| Symbol | Farantetei | Min. | Max. | Offic |
| t _{c(CK)} | CLKi input cycle time | 300 | | ns |
| t _{w(CKH)} | CLKi input high pulse width | 150 | | ns |
| t _{w(CKL)} | CLKi input low pulse width | 150 | | ns |
| t _{d(C-Q)} | TXDi output delay time | | 160 | ns |
| t _{h(C-Q)} | TXDi hold time | 0 | | ns |
| t _{su(D-C)} | RXDi input setup time | 100 | | ns |
| t _{h(C-D)} | RXDi input hold time | 90 | | ns |




Figure 5.25 Serial Interface

5.3.2.7 External Interrupt INTi Input

Table 5.46 External Interrupt INTi Input

| Symbol | Parameter | Stan | Unit | |
|--------------|-----------------------------|------|------|-------|
| | Falameter | Min. | Max. | Offic |
| $t_{w(INH)}$ | INTi Input HIGH Pulse Width | 380 | | ns |
| $t_{w(INL)}$ | INTi Input LOW Pulse Width | 380 | | ns |




Figure 5.26 External Interrupt INTi Input

Timing Requirements

(V_{CC} = 3 V, V_{SS} = 0 V, at T_{opr} = -40°C to 85°C unless otherwise specified)

5.3.2.8 Multi-master I²C-bus

Table 5.47 Multi-master I²C-bus

| Cymhal | Parameter | Standard C | Standard Clock Mode | | High-speed Clock Mode | | |
|---------------------|---------------------------------|------------|---------------------|-------------|-----------------------|------|--|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit | |
| t _{BUF} | Bus free time | 4.7 | | 1.3 | | μS | |
| t _{HD;STA} | Hold time in start condition | 4.0 | | 0.6 | | μS | |
| t _{LOW} | Hold time in SCL clock 0 status | 4.7 | | 1.3 | | μS | |
| t _R | SCL, SDA signals' rising time | | 1000 | 20 + 0.1 Cb | 300 | ns | |
| t _{HD;DAT} | Data hold time | 0 | | 0 | 0.9 | μS | |
| t _{HIGH} | Hold time in SCL clock 1 status | 4.0 | | 0.6 | | μS | |
| f _F | SCL, SDA signals' falling time | | 300 | 20 + 0.1 Cb | 300 | ns | |
| t _{su;DAT} | Data setup time | 250 | | 100 | | ns | |
| t _{su;STA} | Setup time in restart condition | 4.7 | | 0.6 | | μS | |
| t _{su;STO} | Stop condition setup time | 4.0 | | 0.6 | | μS | |




Figure 5.27 Multi-master I²C-bus

Timing Requirements

(V_{CC} = 3 V, V_{SS} = 0 V, at T_{opr} = -40° C to 85° C unless otherwise specified)

5.3.2.9 Serial bus interface

Table 5.48 Serial Bus Interface

| Cumbal | Characteristic | | Measurement | | Value | | Unit | |
|----------------------------|-------------------------------|--------|---|--|-------|---|----------------------|--|
| Symbol | | | condition | Min. | Тур. | Max. | Onit | |
| t _{c(SSCK)} | SSCK clock cycle time | | | 250 | | | ns | |
| t _{w(SSCKH)} | SSCK clock high pulse widt | h | | 0.4 | | 0.6 | t _{c(SSCK)} | |
| t _{w(SSCKL)} | SSCK clock low pulse width | | | 0.4 | | 0.6 | t _{c(SSCK)} | |
| | CCCK ala ala miaira a tiras a | Master | | | | 1 | t _{CYC} (1) | |
| t _{r(SSCK)} | SSCK clock rising time — | Slave | | | | 1 | μS | |
| + | CCCV alask falling time | Master | | | | 1 | t _{CYC} (1) | |
| t _f (SSCK) | SSCK clock falling time | Slave | | | | 1 | μS | |
| t _{su(SSIO-SSCK)} | SSO, SSI data input setup t | ime | | 100 | | | ns | |
| t _h (SSCK-SSIO) | SSO, SSI data input hold tir | ne | | 1 | | | t _{CYC} (1) | |
| t _{su(SCS-SSCK)} | SCS setup time | Slave | | 1 t _{CYC} + 50 ⁽¹⁾ | | | ns | |
| t _{h(SSCK-SCS)} | SCS hold time | Slave | | 1 t _{CYC} + 50 ⁽¹⁾ | | | ns | |
| t _{d(SSCK-SSIO)} | SS0, SSI data output delay | time | | | | 1 | t _{CYC} (1) | |
| t _{en(SCS-SSI)} | SSI output enable time | | $3.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ | | | 1.5 t _{CYC} + 100 ⁽¹⁾ | ns | |
| t _{dis(SCS-SSI)} | SSI output disable time | | $3.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ | | | 1.5 t _{CYC} + 100 ⁽¹⁾ | ns | |

Note:

1. 1 t_{CYC} is 1/f1 (s).




Figure 5.28 I/O Timing of Serial Bus Interface (Master)




Figure 5.29 I/O Timing of Serial Bus Interface (Slave)




Figure 5.30 I/O Timing of Serial Bus Interface (Synchronous Communication Mode)




Figure 5.31 Switching Characteristic Measurement Circuit

5.4 Electrical Characteristics (K-Version, Common to 3 V and 5 V)

5.4.1 Absolute Maximum Rating

Table 5.49 Absolute Maximum Ratings

| Symbol | | Characteristic | Condition | Value | Unit |
|------------------|-----------------------|--|------------------------------------|--|------|
| V _{CC} | Supply voltag | е | $V_{CC} = AV_{CC}$ | -0.3 to 6.5 | V |
| AV_{CC} | Analog supply | / voltage | $V_{CC} = AV_{CC}$ | -0.3 to 6.5 | V |
| V_{REF} | Analog refere | nce voltage | | -0.3 to V _{CC} + 0.1 ⁽¹⁾ | V |
| Vı | Input voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, VREF | | -0.3 to V _{CC} + 0.3 | V |
| Vo | Output voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XOUT | | -0.3 to V _{CC} + 0.3 | V |
| P _d | Power consur | nption | -40 °C $\leq T_{opr} \leq 85$ °C | 300 | mW |
| | | | 85°C < T _{opr} ≤ 125°C | 250 | mW |
| T _{opr} | Operating temperature | While CPU operation | | -40 to 125 | - °C |
| | range | While flash memory | Programming area | 0 to 60 | |
| | | program and erase operation | Data area | -40 to 125 | |
| T _{stg} | Storage temp | erature range | | -65 to 150 | °C |

Note:

1. Maximum value is 6.5 V.

5.4.2 **Recommended Operating Conditions**

Table 5.50

able 5.50 Operating Conditions (1) $V_{CC} = 3.0 \text{ V to } 5.5 \text{ V}, T_{opr} = -40 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C} \text{ unless otherwise specified.}$

| Symbol | | Character | Characteristic | | Value | | Unit |
|-----------------------|---|---|---|---------------------|-----------------|---------------------|------|
| • | | Onardotor | iono - | Min. | Тур. | Max. | |
| V _{CC} | Supply voltage | | | 3.0 | | 5.5 | V |
| AV _{CC} | Analog supply vo | oltage | | | V _{CC} | | V |
| V_{SS} | Ground voltage | | | | 0 | | V |
| AV _{SS} | Analog ground v | roltage | | | 0 | | V |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, | Input level 0.50 V _{CC} | 0.7 V _{CC} | | V _{CC} | V |
| V_{IH} | High level input voltage | P6_0 to P6_7, P7_0 to P7_7, | Input level 0.70 V _{CC} | 0.85V _{CC} | | V _{CC} | V |
| | High level input voltage | | 0.8 V _{CC} | | V _{CC} | | |
| | | CDAMM COLMM | When I ² C-bus input level selected | 0.7 V _{CC} | | V _{CC} | V |
| | | SDAMINI, SCLININI | When SMBUS input level selected | 2.1 | | V _{CC} | V |
| | | | Input level 0.50 V _{CC} | 0 | | 0.3 V _{CC} | ٧ |
| V_IL | | P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, | Input level 0.70 V _{CC} | 0 | | 0.45V _{CC} | V |
| | | XIN, RESET, CNVSS | | 0 | | 0.2 V _{CC} | V |
| | | | When I ² C-bus input level selected | 0 | | 0.3 V _{CC} | V |
| | | SDAMM, SCLMM | When SMBUS input level selected | 0 | | 0.8 | V |
| I _{OH(sum)} | · · | to P3_7, P4_0 to P4_7, P5_0 | 0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P9_0 to P9_7, P10_0 to P10_7 | | | -80.0 | mA |
| I _{OH(peak)} | High level peak output current | | P2_0 to P2_7, P3_0 to P3_7, P4_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P10_0 to P10_7 | | | -10.0 | mA |
| I _{OH(avg)} | High level average output current (2) | | P2_0 to P2_7, P3_0 to P3_7, P4_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P10_0 to P10_7 | | | -5.0 | mA |
| I _{OL(sum)} | Low peak output current | | D_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P10_0 to P10_7 | | | 80.0 | mA |
| I _{OL(peak)} | Low level peak output current | | P2_0 to P2_7, P3_0 to P3_7, P4_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, _7 | | | 10.0 | mA |
| I _{OL(avg)} | Low level average output current (2) | | P2_0 to P2_7, P3_0 to P3_7, P4_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P7_0 | | | 5.0 | mA |
| f _(XIN) | Main clock input | oscillation frequency (2) | | 0 | | 20 | MHz |
| f _(XCIN) | Sub clock oscilla | ation oscillator frequency | | | 32.768 | 50 | kHz |
| f _(PLL) | PLL clock oscilla | ation frequency (2) | | 10 | | 32 | MHz |
| | CPU operation for | requency | | 0 | | 32 | MHz |
| f _(BCLK) | | | | | | | |

^{1.}

The mean output current is the mean value within 100ms.

Refer to "Figure 5.1 "Main clock input oscillation frequency, PLL clock oscillation frequency" for the relationship between main clock oscillation frequency/PLL clock oscillation frequency and supply voltage.




Figure 5.32 Main Clock Input Oscillation Frequency, PLL Clock Oscillation Frequency

Table 5.51 Recommended Operating Conditions (2/2) (1)

 V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_{opr} = -40°C to 125°C unless otherwise specified.

The ripple voltage must not exceed $V_{r(VCC)}$ and/or $dV_{r(VCC)}/dt$.

| Symbol | Parameter | | | Standard | | | |
|--------------------------|----------------------------------|--------------------------|--|----------|------|------|--|
| Symbol | | | | Тур. | Max. | Unit | |
| V _{r(VCC)} | Allowable ripple voltage | $V_{CC} = 5.0 \text{ V}$ | | | 0.5 | Vp-p | |
| | Allowable hpple voltage | $V_{CC} = 3.0 \text{ V}$ | | | 0.3 | Vp-p | |
| dV _{r(VCC)} /dt | Ripple voltage falling gradient | $V_{CC} = 5.0 \text{ V}$ | | | 0.3 | V/ms | |
| | Tripple voltage failing gradient | $V_{CC} = 3.0 \text{ V}$ | | | 0.3 | V/ms | |

Note:

1. The device is operationally guaranteed under these operating conditions.




Figure 5.33 Ripple Waveform

5.4.3 A/D Conversion Characteristics

Table 5.52 A/D Conversion Characteristics (1)

 $V_{CC} = AV_{CC} = V_{REF} = 3.0$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V at $T_{opr} = -40$ °C to 125°C unless otherwise specified.

| Symbol | Parameter | Magazing Condition | , | Standard | b | Unit |
|-------------------------|----------------------------------|--|------|----------|-----------------|-------|
| Symbol | Parameter | Measuring Condition | Min. | Тур. | Max. | Utill |
| | Resolution | $V_{REF} = V_{CC}$ | | | 10 | Bits |
| l | Integral Non-Linearity Error | $V_{REF} = V_{CC} = 5.0 \text{ V (2)}$ | | | ±3 | LSB |
| I _{NL} | integral Non-Lineanty Endi | $V_{REF} = V_{CC} = 3.3 \ V$ (2) | | | ±5 | LSB |
| | Absolute Accuracy | V _{REF} = V _{CC} = 5.0 V (2) | | | ±3 | LSB |
| | , absolute / tooulady | $V_{REF} = V_{CC} = 3.3 \ V$ (2) | | | ±5 | LSB |
| | | $4.0~V \leq V_{CC} \leq 5.5~V$ | 2 | | 25 | MHz |
| φAD A/D operating clock | A/D operating clock frequency | $3.2~V \leq V_{CC} \leq 4.0~V$ | 2 | | 16 | MHz |
| | | $3.0~V \leq V_{CC} \leq 3.2~V$ | 2 | | 10 | MHz |
| | Tolerance Level Impedance | | | 3 | | kΩ |
| D_NL | Differential Non-Linearity Error | (2) | | | ±1 | LSB |
| | Offset Error (4) | (2) | | | ±3 | LSB |
| | Gain Error (4) | (2) | | | ±3 | LSB |
| t _{CONV} | 10-bit Conversion Time | $V_{REF} = V_{CC} = 5V,$ $\phi AD = 25 \text{ MHz}$ | 1.60 | | | μS |
| t _{samp} | Sampling time | | 0.6 | | | μS |
| V_{REF} | Reference Voltage | | 3.0 | | V _{CC} | V |
| V _{IA} | Analog Input Voltage (3) | | 0 | | V_{REF} | V |

- 1. Use when $AV_{CC} = V_{CC}$
- 2. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input ports and connect them to V_{SS} . See Figure 5.34 "A/D Accuracy Measure Circuit".
- 3. When analog input voltage is over reference voltage, the result of A/D conversion is 3FFh.




Figure 5.34 A/D Accuracy Measure Circuit

5.4.4 D/A Conversion Characteristics

Table 5.53 D/A Conversion Characteristics

 $V_{CC} = AV_{CC} = V_{REF} = 3.0$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V at $T_{opr} = -40$ °C to 125°C unless otherwise specified.

| Symbol | Parameter | Measuring Condition | | | Unit | |
|-------------------|--------------------------------------|---------------------|------|------|------|-------|
| Symbol | i arameter | Weasuming Condition | Min. | Тур. | Max. | Offic |
| - | Resolution | | | | 8 | Bits |
| - | Absolute Accuracy | | | | 2.5 | LSB |
| t _{SU} | Setup Time | | | | 3 | μS |
| R _O | Output Resistance | | 5 | 6 | 8.2 | kΩ |
| I _{VREF} | Reference Power Supply Input Current | See Notes 1 and 2 | | | 1.5 | mA |

- 1. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to 00h.
- 2. The current consumption of the A/D converter is not included. Also, the I_{VREF} of the D/A converter will flow even if the ADSTBY bit in the ADCON1 register is 0 (A/D operation stopped (standby)).

5.4.5 Flash Memory Electrical Characteristics

Table 5.54 CPU Clock When Operating Flash Memory (f_(BCLK))

 V_{CC} = 3.0 to 5.5 V at T_{opr} = -40°C to 125°C, unless otherwise specified.

| Symbol | Parameter | Conditions | | Unit | | |
|-----------------------|-----------------------------------|------------|------|------|-------------------|-----|
| | Faranielei | Conditions | Min. | Тур. | Max. | |
| - | CPU rewrite mode | | | | 16 ⁽¹⁾ | MHz |
| f _(SLOW_R) | Slow read mode | | | | 5 (3) | MHz |
| - | Low current consumption read mode | | | fC | 35 | kHz |
| - | Data flash read | | | | 20 (2) | MHz |

- Set the PM17 bit in the PM1 register to 1 (one wait).
- 2. When the frequency is over this value, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit in the PM1 register to 1 (one wait)
- 3. Set the PM17 bit in the PM1 register to 1 (one wait). No wait states are required if the 125 kHz on-chip oscillator clock or sub clock is used as the clock source of the CPU clock.

Table 5.55 Flash Memory (Program ROM 1, 2) Electrical Characteristics

 V_{CC} = 3.0 to 5.5 V at T_{opr} = 0°C to 60°C, unless otherwise specified.

| Cymbol | Parameter | Conditions | | Stand | ard | Unit |
|------------------------|--|--|-----------|-------|-----------------------------|-------|
| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Uniii |
| - | Program/erase cycles (1, 3, 4) | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | 1,000 (2) | | | times |
| - | Two words program time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 150 | 4000 | μS |
| | Lock bit program time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 70 | 3000 | μS |
| - | Block erase time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 0.2 | 3.0 | S |
| t _{d(SR-SUS)} | Time delay from suspend request until suspend | | | | $5 + \frac{3}{f_{(BCLK)}}$ | ms |
| - | Interval from erase start/restart until following suspend request | | 0 | | | μS |
| - | Suspend interval necessary for auto-erasure to complete ⁽⁷⁾ | | 20 | | | ms |
| - | Time from suspend until erase restart | | | | $30 + \frac{1}{f_{(BCLK)}}$ | μS |
| - | Program, erase voltage | | 3.0 | | 5.5 | V |
| - | Read voltage | Topr = -40°C to 125°C | 3.0 | | 5.5 | V |
| - | Program, erase temperature | | 0 | | 60 | °C |
| t _{PS} | Flash Memory Circuit Stabilization | Wait Time | | | 50 | μS |
| - | Data hold time (6) | Ambient temperature = 55°C | 20 | | | year |

- 1. Definition of program and erase cycles:
 - The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are n (n = 1,000), each block can be erased n times. For example, if a 64 Kbyte block is erased after writing two word data 16,384 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
- 2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.
- 7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the erase sequence cannot be completed.

Table 5.56 Flash Memory (Data Flash) Electrical Characteristics

 V_{CC} = 3.0 to 5.5 V at T_{opr} = -40°C to 125°C, unless otherwise specified.

| Symbol | Parameter | Conditions | | Stand | lard | Unit |
|------------------------|--|--|------------|-------|-----------------------------|-------|
| Symbol | Farameter | Conditions | Min. | Тур. | Max. | Offic |
| - | Program/erase cycles (1, 3, 4) | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | 10,000 (2) | | | times |
| - | Two words program time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 300 | 4000 | μS |
| - | Lock bit program time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 140 | 3000 | μS |
| - | Block erase time | $V_{CC} = 3.3 \text{ V}, T_{opr} = 25^{\circ}\text{C}$ | | 0.2 | 3.0 | S |
| t _{d(SR-SUS)} | Time delay from suspend request until suspend | | | | $5 + \frac{3}{f_{(BCLK)}}$ | ms |
| - | Interval from erase start/restart until following suspend request | | 0 | | | μS |
| - | Suspend interval necessary for auto-erasure to complete ⁽⁷⁾ | | 20 | | | ms |
| - | Time from suspend until erase restart | | | | $30 + \frac{1}{f_{(BCLK)}}$ | μS |
| - | Program, erase voltage | | 3.0 | | 5.5 | V |
| - | Read voltage | | 3.0 | | 5.5 | V |
| - | Program, erase temperature | | -40 | | 125 | °C |
| t _{PS} | Flash Memory Circuit Stabilization V | Vait Time | | | 50 | μS |
| - | Data hold time (6) | Ambient temperature = 55 °C | 20 | | | year |

- 1. Definition of program and erase cycles
 - The program and erase cycles refer to the number of per-block erasures.
 - If the program and erase cycles are n (n = 10,000), each block can be erased $n \times 10^{-1}$ times.
 - For example, if a 4 Kbyte block is erased after writing two word data 1,024 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
- 2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 256 groups before erasing them all in one operation. In addition, averaging the erasure cycles between blocks A and B can further reduce the actual erasure cycles. It is also advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.
- 7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the erase sequence cannot be completed.

5.4.6 E2PROM Emulation Data Flash

Table 5.57 E²PROM Emulation Data Flash Electrical Characteristics

 V_{CC} = 3.0 to 5.5 V at T_{opr} = -40°C to 125°C, unless otherwise specified.

| Symbol | Chr | Characteristic | | Value | | | |
|-----------------|--|-----------------------------------|--------|-------|------|-------|--|
| Symbol | Cile | | | Тур. | Max. | Unit | |
| _ | Program/erase cycles (1) | | 100000 | | | times | |
| _ | Word program time (2-byte program) | | | 100 | 2000 | μs | |
| _ | Read time (2-byte read) | | | | 1 | μs | |
| _ | Block erase time (32-byte block) | | | 15 | 200 | ms | |
| t _{PS} | Flash memory circuit stabilization wait time (sleep mode to normal mode) | | | 35 | 50 | μs | |
| _ | Data hold time (2) | Ambient temperature = 55°C (3, 4) | 20 | | | years | |

- 1. Definition of program/erase cycles definition
 - This value represents the number of erasure per block.
 - If the flash memory is programmed/erased n times, each block can be erased n times.
 - i.e. If a word write is performed in different 16 addresses in a block and then the block is erased, it is considered the programming/erasure is performed just once. However a write in the same address more than once for one erasure is disabled. (overwrite disabled).
- 2. The data hold time includes the periods when the supply voltage is not applied and no clock is provided.
- 3. This data hold time includes (3000) hours in Ambient temperature = 125°C.
- 4. Please contact a Renesas Electronics sales office regarding data retention time other than the above.

5.4.7 Voltage Detector and Power Supply Circuit Electrical Characteristics

Table 5.58 Voltage Detector 0 Electrical Characteristics

The measurement condition is $V_{CC} = 3.0$ to 5.5 V, $T_{opr} = -40$ °C to 125°C, unless otherwise specified.

| Svmbol | Parameter | Condition | Ç | Unit | | |
|---------------------|---|----------------------------------|------|------|------|-------|
| Symbol | i alametei | Condition | Min. | Тур. | Max. | Offic |
| V _{det0} | Voltage detection level V _{det0} | When V _{CC} is falling. | 2.70 | 2.85 | 3.00 | V |
| t _{d(E-A)} | Waiting time until voltage detector operation starts ⁽¹⁾ | V _{CC} = 3.0 to 5.0 V | | | 100 | μS |

Note:

1. Necessary time until the voltage detector operates when setting to 1 again after setting the VC25 bit in the VCR2 register to 0.

Table 5.59 Voltage Detector 2 Electrical Characteristics

The measurement condition is V_{CC} = 3.0 to 5.5 V, T_{opr} = -40°C to 125°C, unless otherwise specified.

| Parameter | Condition | , | d | Unit | |
|--|--|--|--|---|--|
| Falanetei | Condition | Min. | Тур. | Max. | Offic |
| Voltage detection level Vdet2_0 | | | 3.21 | | V |
| Voltage detection level Vdet2_1 | | | 3.36 | | V |
| Voltage detection level Vdet2_2 | | | 3.51 | | V |
| Voltage detection level Vdet2_3 | When Voc is falling | | 3.66 | | V |
| Voltage detection level Vdet2_4 | Whom vee to raining | 3.51 | 3.81 | 4.11 | V |
| Voltage detection level Vdet2_5 | | | 3.96 | | V |
| Voltage detection level Vdet2_6 | | | 4.10 | | V |
| Voltage detection level Vdet2_7 | | | 4.25 | | V |
| Hysteresis width at the rising of V _{CC} in voltage | | | 0.15 | | ٧ |
| | V _{CC} = 3.0 to 5.0 V | | | 100 | μS |
| | Voltage detection level Vdet2_1 Voltage detection level Vdet2_2 Voltage detection level Vdet2_3 Voltage detection level Vdet2_4 Voltage detection level Vdet2_5 Voltage detection level Vdet2_6 Voltage detection level Vdet2_7 Hysteresis width at the rising of V _{CC} in voltage detector 2 | Voltage detection level Vdet2_0 Voltage detection level Vdet2_1 Voltage detection level Vdet2_2 Voltage detection level Vdet2_3 Voltage detection level Vdet2_4 Voltage detection level Vdet2_5 Voltage detection level Vdet2_6 Voltage detection level Vdet2_7 Hysteresis width at the rising of V _{CC} in voltage | Parameter Condition Min. Voltage detection level Vdet2_0 Voltage detection level Vdet2_1 Voltage detection level Vdet2_2 Voltage detection level Vdet2_3 Voltage detection level Vdet2_4 Voltage detection level Vdet2_5 Voltage detection level Vdet2_6 Voltage detection level Vdet2_7 Hysteresis width at the rising of V _{CC} in voltage detector 2 | Voltage detection level Vdet2_0 Voltage detection level Vdet2_1 Voltage detection level Vdet2_2 Voltage detection level Vdet2_2 Voltage detection level Vdet2_3 Voltage detection level Vdet2_4 Voltage detection level Vdet2_5 Voltage detection level Vdet2_6 Voltage detection level Vdet2_7 Hysteresis width at the rising of V _{CC} in voltage detector 2 Condition Min. Typ. 3.21 When V _{CC} is falling 3.51 3.51 3.81 4.10 0.15 | Voltage detection level Vdet2_0 Voltage detection level Vdet2_1 Voltage detection level Vdet2_2 Voltage detection level Vdet2_3 Voltage detection level Vdet2_4 Voltage detection level Vdet2_5 Voltage detection level Vdet2_6 Voltage detection level Vdet2_7 Hysteresis width at the rising of V _{CC} in voltage detector 2 Min. Typ. Max. 3.21 3.36 When V _{CC} is falling 3.51 3.51 3.81 4.11 4.10 0.15 |

Note:

1. Necessary time until the voltage detector operates after setting to 1 again after setting the VC27 bit in the VCR2 register to 0.

Table 5.60 Power-On Reset Circuit

The measurement condition is T_{opr} = -40°C to 125°C, unless otherwise specified.

| Symbol | Parameter | Condition - | ; | Unit | | |
|---------------------|--|-------------|------|------|-------|-------|
| | | | Min. | Тур. | Max. | Uill |
| t _{rth} | External power V _{CC} rise gradient | | 2.0 | | 50000 | mV/ms |
| t _{fth} | External power V _{CC} fall gradient | | | | 50000 | mV/ms |
| V _{por} | Voltage at which power-on reset enabled (1) | | | | 0.1 | V |
| t _{w(por)} | Hold time at which power-on reset enabled | | 1.0 | | | ms |

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS1 address to 0.




Figure 5.35 Power-On Reset Circuit Electrical Characteristics

Table 5.61 Power Supply Circuit Timing Characteristics

| Symbol | Symbol Parameter Measuring Condition | | Standa Standa | | d | Unit |
|---------------------|---|---------------------|---------------|------|------|------|
| Symbol | | | Min. | Тур. | Max. | Onit |
| t _{d(P-R)} | Time for Internal Power Supply Stabilization During Powering-On | VCC = 3.0 V to 5.5V | | | 5 | ms |
| t _{d(R-S)} | STOP Release Time | | | | 300 | μS |
| t _{d(W-S)} | Low Power Mode Wait Mode Release Time | | | | 300 | μS |

Note:

1. When $V_{CC} = 5 \text{ V}$.




Figure 5.36 Power Supply Circuit Timing Diagram

5.4.8 Oscillation Circuit Electrical Characteristics

Table 5.62 On-chip Oscillator Oscillation Circuit Electrical Characteristics

 V_{CC} = 3.0 to 5.5 V, T_{opr} = -40°C to 125°C, unless otherwise specified

| Symbol | Characteristic | | Unit | | |
|---------------------|--|------|------|------|-----|
| | | Min. | Тур. | Max. | |
| f _{OCO-S} | 125 kHz on-chip oscillator oscillation frequency | 100 | 125 | 150 | kHz |
| f _{OCO40M} | 40 kHz on-chip oscillator oscillation frequency | 32 | 40 | 48 | MHz |

5.5 Electrical Characteristics (K-Version, $V_{CC} = 5 \text{ V}$)

5.5.1 Electrical Characteristics

K-Version, $V_{CC} = 5 \text{ V}$

Table 5.63 Electrical Characteristics (1)

 $V_{CC} = 4.2 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V at } T_{opr} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, f_{(BCLK)} = 32 \text{ MHz unless otherwise specified.}$

| Symbol | Parameter | | Measuring Condition | Standard | | | Unit | |
|----------------------------------|-----------------------|---|--|----------------------------|----------------------|------|--------------------|-------|
| Symbol | | Fala | ameter | Measuring Condition | Min. | Тур. | Max. | Offic |
| V _{OH} | HIGH Output Voltage | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_4, 7, P9_0 to P9_7, P10_0 to P10_7 | I _{OH} =–5 mA | V _{CC} _2.0 | | V _{CC} | V |
| V _{OH} | HIGH Output Voltage | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_4, 7, P9_0 to P9_7, P10_0 to P10_7 | I _{OH} = -200 μA | V _{CC} 0.3 | | V _{CC} | V |
| | HIGH Output Voltage | XOUT | HIGH POWER | $I_{OH} = -1 \text{ mA}$ | V _{CC} -2.0 | | V _{CC} | ., |
| V _{OH} | | | LOW POWER | $I_{OH} = -0.5 \text{ mA}$ | V _{CC} -2.0 | | V _{CC} | V |
| ∨ ОН | HIGH Output Voltage | XCOUT | HIGH POWER | With no load applied | | 2.5 | | V |
| | | | LOW POWER | With no load applied | | 1.6 | | V |
| V _{OL} | LOW Output Voltage | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_7, 7, P10_0 to P10_7 | I _{OL} = 5 mA | | | 2.0 | V |
| V _{OL} | LOW Output Voltage | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_7, 7, P10_0 to P10_7 | I _{OL} = 200 μA | | | 0.45 | V |
| | LOW Output Voltage | XOUT | HIGH POWER | I _{OL} = 1 mA | | | 2.0 | V |
| V _{OL} | LOW Output Voltage | 7001 | LOW POWER | $I_{OL} = 0.5 \text{ mA}$ | | | 2.0 | V |
| | LOW Output Voltage | XCOUT | HIGH POWER | With no load applied | | 0 | | V |
| | 2011 Output Voltage | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | LOW POWER | With no load applied | | 0 | | |
| V _T +-V _{T-} | Hysteresis | NMI, ADTROCLKO to CLKO to KI3, I | 4IN, TB0IN to TB5IN, INTO to INT7, 2, CTS0 to CTS3, SCL2, SDA2, K4, TA0OUT to TA4OUT, RXD0 to RXD4, ZP, IDU, IDW, IDV, 0 to INPC1_7, SSI0, SSCK0, SCS0, K0, CRX1 | | 0.2 | | 0.4V _{CC} | V |
| V _{T+} -V _{T-} | Hysteresis | RESET | | | 0.2 | | 2.5 | V |
| V _{T+} -V _{T-} | Hysteresis | XIN | | | 0.2 | | 0.8 | V |
| I _{IH} | HIGH Input Current | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_7, 7, P10_0 to P10_7 , CNVSS | V _I = 5 V | | | 5.0 | μА |
| I _{IL} | LOW Input Current | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_7, 7, P10_0 to P10_7 5, CNVSS | V _I = 0 V | | | -5.0 | μА |
| R _{PULLUP} | Pull-Up Resistance | P3_0 to P3_ P6_0 to P6_ | 7, P1_0 to P1_7, P2_0 to P2_7, 7, P4_0 to P4_7, P5_0 to P5_7, 7, P7_0 to P7_7, P8_0 to P8_4, 7, P9_0 to P9_7, P10_0 to P10_7 | V _I = 0 V | 30 | 50 | 170 | kΩ |
| R _{fXIN} | Feedback Resistance | XIN | · | | | 1.5 | | МΩ |
| R _{fXCIN} | Feedback Resistance | XCIN | | | | 15 | | МΩ |
| V_{RAM} | RAM Retention Volta | ge | | At stop mode | 2.0 | | | V |

Table 5.64 Electrical Characteristics (2)

 $T_{opr} = -40$ °C to 125°C unless otherwise specified.

| Symbol | Parameter | Measuring Condition | | Standard | | | Unit |
|-------------------|---|------------------------------------|--|----------|------|------|-------|
| Cyrribor | i alametei | | • | Min. | Тур. | Max. | Offic |
| | | | f _(BCLK) = 32 MHz, XIN = 8 MHz (square wave), PLL multiply-by-8 125 kHz on-chip oscillator operates | | 25 | 45 | mA |
| | | High speed mode | f _(BCLK) = 20 MHz, XIN = 20 MHz (square wave), 125 kHz on-chip oscillator operates | | 21 | 39 | mA |
| | | | f _(BCLK) = 16 MHz, XIN = 16 MHz (square wave), 125 kHz on-chip oscillator operates | | 17 | | mA |
| | | 40 MHz on-chip oscillator | Main clock stops 40 MHz on-chip oscillator operates 125 kHz on-chip oscillator operates No division | | 21 | 39 | mA |
| | | mode | Main clock stops 40 MHz on-chip oscillator operates 125 kHz on-chip oscillator operates Divide-by-8 | | 6 | | mA |
| | | 125 kHz on-chip oscillator mode | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Divide-by-8 FMR22 = FMR23 = 1 (Low-current consumption read mode) | | 190 | 580 | μА |
| I _{cc} | Power Supply Current (V _{CC} = 4.2 V to 5.5 V) In single-chip mode, the output pins are open and | Low power mode | f _(BCLK) = 32 kHz On Flash memory ⁽²⁾ FMR22 = FMR23 = 1 (Low-current consumption read mode) | | 200 | | μА |
| | other pins are V _{SS} | | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates $T_{opr} = 25^{\circ}C$ | | 25 | | μА |
| | | Wait mode | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates $T_{opr} = 105^{\circ}C$ | | 85 | | μА |
| | | | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates $T_{opr} = 125^{\circ}C$ | | 125 | | μА |
| | | | $T_{opr} = 25^{\circ}C$ | | 3 | 15 | μА |
| | | Stop mode | $T_{opr} = 105^{\circ}C$ | | 60 | | μА |
| | | | T _{opr} = 125°C | | 100 | | μΑ |
| | | During flash memory program | $f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ $V_{CC} = 5.0 \text{ V}$ | | 20.0 | | mA |
| | | During flash memory erase | $f_{(BCLK)} = 10 \text{ MHz}, \text{ PM17} = 1 \text{ (one wait)}$ $V_{CC} = 5.0 \text{ V}$ | | 30.0 | | mA |
| I _{det2} | Low Voltage Detection Dis | sipation Current | | | 3 | | μА |
| I _{det0} | Reset Area Detection Diss | ipation Current | | | 6 | | μА |

Note:

1. This indicates the memory in which the program to be executed exists.

5.5.2 Timing Requirements (Peripheral Functions and Others)

(V_{CC} = 5 V, V_{SS} = 0 V, at T_{opr} = -40° C to 125°C unless otherwise specified)

5.5.2.1 Reset Input (RESET Input)

Table 5.65 Reset Input (RESET Input)

| Symbol | Parameter | Stan | Unit | |
|---------------|-----------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| $t_{w(RSTL)}$ | RESET input low pulse width | 10 | | μ\$ |




Figure 5.37 Reset Input (RESET Input)

5.5.2.2 External Clock Input

Table 5.66 External Clock Input (XIN input) (1)

| Symbol | Parameter | Stan | Unit | |
|----------------|---------------------------------------|------|------|------|
| | | Min. | Max. | Onne |
| t _c | External clock input cycle time | 50 | | ns |
| $t_{w(H)}$ | External clock input high pulse width | 20 | | ns |
| $t_{w(L)}$ | External clock input low pulse width | 20 | | ns |
| t _r | External clock rise time | | 9 | ns |
| t _f | External clock fall time | | 9 | ns |

Note:

1. The condition is $V_{CC} = 5.0V$.




Figure 5.38 External Clock Input (XIN Input)

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40^{\circ}\text{C}$ to 125°C unless otherwise specified)

5.5.2.3 Timer A Input

Table 5.67 Timer A Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| t _{c(TA)} | TAilN input cycle time | 100 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 40 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 40 | | ns |

Table 5.68 Timer A Input (Gating Input in Timer Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| t _{c(TA)} | TAilN input cycle time | 400 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 200 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 200 | | ns |

Table 5.69 Timer A Input (External Trigger Input in One-shot Timer Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| $t_{c(TA)}$ | TAilN input cycle time | 200 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 100 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 100 | | ns |

Table 5.70 Timer A Input (External Trigger Input in PWM Mode, Programmable Output Mode)

| Symbol | Parameter | Stan | Unit | |
|---------------------|------------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| t _{w(TAH)} | TAilN input high pulse width | 100 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 100 | | ns |




Figure 5.39 Timer A Input

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40^{\circ}\text{C}$ to 125°C unless otherwise specified)

Table 5.71 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

| Symbol | Parameter | Stan | Unit | |
|-----------------------------|-------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| t _{c(TA)} | TAilN input cycle time | 800 | | ns |
| t _{su(TAIN-TAOUT)} | TAiOUT input setup time | 200 | | ns |
| t _{su(TAOUT-TAIN)} | TAilN input setup time | 200 | | ns |




Figure 5.40 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40^{\circ}\text{C}$ to 125°C unless otherwise specified)

5.5.2.4 Timer B Input

Table 5.72 Timer B Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Star | Standard | | |
|---------------------|--|------|----------|--------|--|
| | raianetei | Min. | Max. | - Unit | |
| t _{c(TB)} | TBilN input cycle time (counted on one edge) | 100 | 100 | | |
| t _{w(TBH)} | TBilN input high pulse width (counted on one edge) | 40 | | ns | |
| t _{w(TBL)} | TBilN input low pulse width (counted on one edge) | 40 | 40 | | |
| t _{c(TB)} | TBilN input cycle time (counted on both edges) | 200 | | ns | |
| t _{w(TBH)} | TBiIN input high pulse width (counted on both edges) | 80 | | ns | |
| t _{w(TBL)} | TBilN Input low pulse width (counted on both edges) | 80 | | ns | |

Table 5.73 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard | | Unit | |
|---------------------|------------------------------|----------|------|------|--|
| Symbol | Farantelei | Min. | Max. | ns | |
| t _{c(TB)} | TBiIN input cycle time | 400 | | ns | |
| t _{w(TBH)} | TBiIN input high pulse width | 200 | | ns | |
| t _{w(TBL)} | TBiIN input low pulse width | 200 | | ns | |

Table 5.74 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Stan | Unit ns ns ns | |
|---------------------|------------------------------|------|------------------|-------|
| Cymbol | Falanielei | Min. | Max. | Offic |
| $t_{c(TB)}$ | TBiIN input cycle time | 400 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width | 200 | | ns |
| t _{w(TBL)} | TBiIN input low pulse width | 200 | | ns |




Figure 5.41 Timer B Input

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40^{\circ}\text{C}$ to 125°C unless otherwise specified)

5.5.2.5 Timer S Input

Table 5.75 Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)

| Symbol | Parameter | Stan | idard | Unit |
|------------------------------|-------------------------------------|------|-----------|------|
| Symbol | Faiametei | Min. | Min. Max. | |
| t _{w(TSH)} | TSUDA, TSUDB input high pulse width | 2 | | μS |
| t _{w(TSL)} | TSUDA, TSUDB input low pulse width | 2 | | μS |
| t _{su(TSUDA-TSUDB)} | TSUDB input setup time | 1 | | μS |
| t _{su(TSUDB-TSUDA)} | TSUDA input setup time | 1 | | μS |




Figure 5.42 Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40^{\circ}\text{C}$ to 125°C unless otherwise specified)

5.5.2.6 Serial Interface

Table 5.76 Serial Interface

| Symbol | Parameter Stand Min. 200 CLKi input cycle time 200 CLKi input high pulse width 100 CLKi input low pulse width 100 TXDi output delay time | dard | Unit | | | | |
|----------------------|--|------|------|-------|--|--|--|
| Symbol | Farametei | Min. | Max. | Offic | | | |
| t _{c(CK)} | CLKi input cycle time | 200 | | ns | | | |
| t _{w(CKH)} | CLKi input high pulse width | 100 | | ns | | | |
| t _{w(CKL)} | CLKi input low pulse width | 100 | | ns | | | |
| t _{d(C-Q)} | TXDi output delay time | | 80 | ns | | | |
| t _{h(C-Q)} | TXDi hold time | 0 | | ns | | | |
| t _{su(D-C)} | RXDi input setup time | 70 | | ns | | | |
| t _{h(C-D)} | RXDi input hold time | 90 | | ns | | | |




Figure 5.43 Serial Interface

5.5.2.7 External Interrupt INTi Input

Table 5.77 External Interrupt INTi Input

| Symbol | Parameter | Stan | Max. | Unit | |
|---------------------|-----------------------------|------|-----------|------|--|
| Symbol | Falameter | Min. | Min. Max. | | |
| t _{w(INH)} | INTi input high pulse width | 250 | | ns | |
| $t_{w(INL)}$ | INTi input low pulse width | 250 | | ns | |




Figure 5.44 External Interrupt INTi Input

Timing Requirements

($V_{CC} = 5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ unless otherwise specified}$)

5.5.2.8 Multi-master I²C-bus

Table 5.78 Multi-master I²C-bus

| Currele el | Developer | Standard 0 | Clock Mode | High-speed | Clock Mode | l lait |
|---------------------|---------------------------------|------------|------------|-------------|------------|--------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| t _{BUF} | Bus free time | 4.7 | | 1.3 | | μS |
| t _{HD;STA} | Hold time in start condition | 4.0 | | 0.6 | | μS |
| t _{LOW} | Hold time in SCL clock 0 status | 4.7 | | 1.3 | | μS |
| t _R | SCL, SDA signals' rising time | | 1000 | 20 + 0.1 Cb | 300 | ns |
| t _{HD;DAT} | Data hold time | 0 | | 0 | 0.9 | μS |
| t _{HIGH} | Hold time in SCL clock 1 status | 4.0 | | 0.6 | | μS |
| f _F | SCL, SDA signals' falling time | | 300 | 20 + 0.1 Cb | 300 | ns |
| t _{su;DAT} | Data setup time | 250 | | 100 | | ns |
| t _{su;STA} | Setup time in restart condition | 4.7 | | 0.6 | | μS |
| t _{su;STO} | Stop condition setup time | 4.0 | | 0.6 | | μS |




Figure 5.45 Multi-master I²C-bus

Timing Requirements

($V_{CC} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -40 ^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$ unless otherwise specified)

5.5.2.9 Serial bus interface

Table 5.79 Serial Bus Interface

| Comple el | Chanastaviatia | | Measurement | | Value | | Linit |
|----------------------------|-------------------------------|---------------------------------|--|--|-------|---|----------------------|
| Symbol | Characteristic | | condition | Min. | Тур. | Max. | Unit |
| t _{c(SSCK)} | SSCK clock cycle time | | | 250 | | | ns |
| t _{w(SSCKH)} | SSCK clock high pulse width | | | 0.4 | | 0.6 | t _{c(SSCK)} |
| t _{w(SSCKL)} | SSCK clock low pulse width | | | 0.4 | | 0.6 | t _{c(SSCK)} |
| | CCCIV ala ala mia in matima a | Master | | | | 1 | t _{CYC} (1) |
| t _r (SSCK) | SSCK clock rising time Slav | Slave | | | | 1 | μS |
| + | SSCK clock falling time | Master | | | | 1 | t _{CYC} (1) |
| ^t f(SSCK) | | Slave | | | | 1 | μS |
| t _{su(SSIO-SSCK)} | SSO, SSI data input setup t | ime | | 100 | | | ns |
| t _h (SSCK-SSIO) | SSO, SSI data input hold tin | ne | | 1 | | | t _{CYC} (1) |
| t _{su(SCS-SSCK)} | SCS setup time | Slave | | 1 t _{CYC} + 50 ⁽¹⁾ | | | ns |
| t _{h(SSCK-SCS)} | SCS hold time | Slave | | 1 t _{CYC} + 50 ⁽¹⁾ | | | ns |
| t _{d(SSCK-SSIO)} | SS0, SSI data output delay | SS0, SSI data output delay time | | | | 1 | t _{CYC} (1) |
| t _{en(SCS-SSI)} | SSI output enable time | | $3.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ | | | 1.5 t _{CYC} + 100 ⁽¹⁾ | ns |
| t _{dis(SCS-SSI)} | SSI output disable time | | $3.0~\text{V} \leq \text{V}_{\text{CC}} \leq 5.5~\text{V}$ | | | 1.5 t _{CYC} + 100 ⁽¹⁾ | ns |

Note:

1. 1 t_{CYC} is 1/f1 (s).




Figure 5.46 I/O Timing of Serial Bus Interface (Master)




Figure 5.47 I/O Timing of Serial Bus Interface (Slave)




Figure 5.48 I/O Timing of Serial Bus Interface (Synchronous Communication Mode)




Figure 5.49 Switching Characteristic Measurement Circuit

Electrical Characteristics (K-Version, $V_{CC} = 3 \text{ V}$) 5.6

5.6.1 **Electrical Characteristics**

K-Version, $V_{CC} = 3 \text{ V}$

Table 5.80

V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V at T_{opr} = -40°C to 125°C, f_(BCLK)=32 MHz unless otherwise specified.

| Symbol | | Parameter | | Measuring Condition | Sta | ındard | | Unit | |
|----------------------------------|---------------------------|---|---|----------------------------|----------------------|--------|--------------------|-------|--|
| Syllibol | | Falametei | | Measuring Condition | Min. | Тур. | Max. | Offic | |
| V _{OH} | HIGH Output Voltage | P0_0 to P0_7, P1_0 to P2_7, P3_0 to P3_7, P P5_0 to P5_7, P6_0 to P7_7, P8_0 to P8_4, P P9_0 to P9_7, P10_0 t | 24_0 to P4_7, P6_7, P7_0 to P8_6 to P8_7, | I _{OH} = -1 mA | V _{CC} -0.5 | | V _{CC} | V | |
| | | .V. II. VOLIT | HIGH POWER | $I_{OH} = -0.1 \text{ mA}$ | V _{CC} -0.5 | | V _{CC} | ٠,, | |
| \/ | HIGH Outpu | t Voltage XOUT | LOW POWER | I _{OH} = -50 μA | V _{CC} -0.5 | | V _{CC} | V | |
| V _{OH} | 1110110 | A Value and MOOUT | HIGH POWER | With no load applied | | 2.5 | | ., | |
| | HIGH Outpu | t Voltage XCOUT | LOW POWER | With no load applied | | 1.6 | | V | |
| V_{OL} | LOW Output Voltage | P0_0 to P0_7, P1_0 to P2_7, P3_0 to P3_7, P to P5_7, P6_0 to P6_7, P8_0 to P8_7, P9_0 to P10_7 | 4_0 to P4_7, P5_0 P7_0 to P7_7, | I _{OL} = 1mA | | | 0.5 | V | |
| | 10040 | . V. II. VOLIT | HIGH POWER | $I_{OL} = 0.1 \text{mA}$ | | | 0.5 | ., | |
| V | LOW Outpu | t Voltage XOUT | LOW POWER | $I_{OL} = 50\mu A$ | | | 0.5 | V | |
| V _{OL} | LOW Output | t Voltage VCOLIT | HIGH POWER | With no load applied | | 0 | | V | |
| | LOW Outpu | t Voltage XCOUT | LOW POWER | With no load applied | | 0 | | V | |
| V _{T+-} V _{T-} | Hysteresis | to INT7, NMI, ADTRG, CTS0 to CTS3, SCL2, SDA2, CLK0 to CLK4, TA0OUT to TA4OUT, KIO to KI3, RXD0 to RXD4, ZP, IDU, IDW, IDV, SD, INPC1_0 to INPC1_7, SSI0, SSCK0, SCSO, LINOIN, CRX0, CRX1 | | | | | 0.4V _{CC} | V | |
| $V_{T+-}V_{T-}$ | Hysteresis | RESET | | | | | 1.8 | ٧ | |
| $V_{T+-}V_{T-}$ | Hysteresis | XIN | | | | | 0.8 | V | |
| I _{IH} | HIGH Input Current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 | | V _I = 3V | | | 4.0 | μА | |
| I _{IL} | LOW Input Current | XIN, RESET, CNVSS P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS | | V _I = 0V | | | -4.0 | μА | |
| R _{PULLUP} | Pull-Up Resistance | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 | | V _I = 0V | 50 | 100 | 500 | kΩ | |
| R _{fXIN} | Feedback R | esistance XIN | | | | 3.0 | | ΜΩ | |
| R _{fXCIN} | Feedback R | esistance XCIN | | | | 25 | | МΩ | |
| V_{RAM} | RAM Retent | ion Voltage | | At stop mode | 2.0 | | | V | |

Table 5.81 Electrical Characteristics (2)

 $T_{opr} = -40$ °C to 125°C unless otherwise specified.

| Symbol | Parameter | | Measuring Condition | | Standa | rd | Unit |
|-------------------|---|------------------------------------|--|------|--------|------|------|
| Gymbol | i arameter | | Weasuring Condition | Min. | Тур. | Max. | Oili |
| | | | f _(BCLK) = 32 MHz, XIN = 8 MHz (square wave), PLL multiply-by-8 125 kHz on-chip oscillator operates | | 23 | 43 | mA |
| | | High speed mode | f _(BCLK) = 20 MHz, XIN = 20 MHz (square wave), 125 kHz on-chip oscillator operates | | 20 | 38 | mA |
| | | | f _(BCLK) = 16 MHz, XIN = 16 MHz (square wave), 125 kHz on-chip oscillator operates | | 16 | | mA |
| | | 40 MHz on-chip oscillator | Main clock stops 40 MHz on-chip oscillator operates 125 kHz on-chip oscillator operates No division | | 20 | 38 | mA |
| | | mode | Main clock stops 40 MHz on-chip oscillator operates 125 kHz on-chip oscillator operates Divide-by-8 | | 6 | | mA |
| I _{cc} | | 125 kHz on-chip oscillator mode | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Divide-by-8 FMR22 = FMR23 = 1 (Low-current consumption read mode) | | 190 | 580 | μА |
| | Power Supply Current (V _{CC} = 3.0 V to 3.6 V) In single-chip mode, the output pins are open and | Low power mode | $f_{(BCLK)} = 32 \text{ kHz}$ On ROM FMR22 = FMR23 = 1 (Low-current consumption read mode) | | 200 | | μА |
| | other pins are V _{SS} | | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates Topr = 25°C | | 25 | | μА |
| | | Wait mode | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates Topr = 105°C | | 85 | | μА |
| | | | Main clock stops 40 MHz on-chip oscillator stops 125 kHz on-chip oscillator operates Peripheral clock operates Topr = 125°C | | 125 | | μА |
| | | | T _{opr} = 25°C | | 2 | 12 | μА |
| | | Stop mode | $T_{opr} = 105$ °C | | 60 | | μΑ |
| | | | T _{opr} = 125°C | | 100 | | μА |
| | | During flash memory program | $f_{(BCLK)}$ = 10 MHz, PM17 = 1 (one wait) V _{CC} = 3.0 V | | 20.0 | | mA |
| | | During flash memory erase | $f_{(BCLK)}$ = 10 MHz, PM17 = 1 (one wait) V_{CC} = 3.0 V | | 30.0 | | mA |
| det2 | Low Voltage Detection Dis | sipation Current | | | 3 | | μА |
| I _{det0} | Reset Area Detection Diss | ipation Current | | | 6 | | μА |

5.6.2 Timing Requirements (Peripheral Functions and Others)

(V_{CC} = 3 V, V_{SS} = 0 V, at T_{opr} = -40°C to 125°C unless otherwise specified)

5.6.2.1 Reset Input (RESET Input)

Table 5.82 Reset Input (RESET Input)

| Symbol | Parameter | Stan | Unit | |
|----------------------|-----------------------------|------|------|-------|
| | | Min. | Max. | Offic |
| t _{w(RSTL)} | RESET input low pulse width | 10 | | μS |




Figure 5.50 Reset Input (RESET Input)

5.6.2.2 External Clock Input

Table 5.83 External Clock Input (XIN input) (1)

| Symbol | Parameter | Stan | dard | Unit |
|-------------------|---------------------------------------|-----------|-------|------|
| | T didinotei | Min. Max. | Offic | |
| t _c | External clock input cycle time | 50 | | ns |
| t _{w(H)} | External clock input high pulse width | 20 | | ns |
| $t_{w(L)}$ | External clock input low pulse width | 20 | | ns |
| t _r | External clock rise time | | 9 | ns |
| t _f | External clock fall time | | 9 | ns |

Note:

1. The condition is $V_{CC} = 3.0V$.




Figure 5.51 External Clock Input (XIN Input)

Timing Requirements

($V_{CC} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ unless otherwise specified}$)

5.6.2.3 Timer A Input

Table 5.84 Timer A Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard | | Unit | |
|---------------------|------------------------------|-----------|-------|------|--|
| | Falantetel | Min. Max. | Offic | | |
| t _{c(TA)} | TAilN input cycle time | 150 | | ns | |
| t _{w(TAH)} | TAilN input high pulse width | 60 | | ns | |
| t _{w(TAL)} | TAilN input low pulse width | 60 | | ns | |

Table 5.85 Timer A Input (Gating Input in Timer Mode)

| Symbol | Parameter | Standard Min. Max. | Standard | | Unit | |
|---------------------|------------------------------|--------------------|----------|----|------|--|
| | i didiffetei | | Offic | | | |
| t _{c(TA)} | TAilN input cycle time | 600 | | ns | | |
| t _{w(TAH)} | TAilN input high pulse width | 300 | | ns | | |
| $t_{w(TAL)}$ | TAilN input low pulse width | 300 | | ns | | |

Table 5.86 Timer A Input (External Trigger Input in One-shot Timer Mode)

| Symbol | Parameter | Standard | | Unit |
|---------------------|------------------------------|-----------|--|------|
| | Falantetel | Min. Max. | | |
| $t_{c(TA)}$ | TAilN input cycle time | 300 | | ns |
| t _{w(TAH)} | TAilN input high pulse width | 150 | | ns |
| t _{w(TAL)} | TAilN input low pulse width | 150 | | ns |

Table 5.87 Timer A Input (External Trigger Input in PWM Mode, Programmable Output Mode)

| Symbol | Parameter | Standard | | Standard | | Unit |
|---------------------|------------------------------|-----------|-------|----------|--|------|
| | i didiffetei | Min. Max. | Utill | | | |
| t _{w(TAH)} | TAilN input high pulse width | 150 | | ns | | |
| t _{w(TAL)} | TAilN input low pulse width | 150 | | ns | | |




Figure 5.52 Timer A Input

Timing Requirements

($V_{CC} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ unless otherwise specified}$)

Table 5.88 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

| Symbol | Parameter | Standard | Standard | | Unit |
|-----------------------------|-------------------------|----------|----------|----|------|
| | Faianielei | Min. | Max. | | |
| t _{c(TA)} | TAilN input cycle time | 2 | | μS | |
| t _{su(TAIN-TAOUT)} | TAiOUT input setup time | 500 | | ns | |
| t _{su(TAOUT-TAIN)} | TAilN input setup time | 500 | | ns | |




Figure 5.53 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Timing Requirements

($V_{CC} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ unless otherwise specified}$)

5.6.2.4 Timer B Input

Table 5.89 Timer B Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard | Unit | |
|---------------------|--|----------|------|-------|
| | Falanete | Min. | Max. | Offic |
| $t_{c(TB)}$ | TBiIN input cycle time (counted on one edge) | 150 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width (counted on one edge) | 60 | | ns |
| t _{w(TBL)} | TBiIN input low pulse width (counted on one edge) | 60 | | ns |
| t _{c(TB)} | TBilN input cycle time (counted on both edges) | 300 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width (counted on both edges) | 120 | | ns |
| t _{w(TBL)} | TBilN Input low pulse width (counted on both edges) | 120 | | ns |

Table 5.90 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard Min. Max. | Unit | |
|---------------------|------------------------------|--------------------|------|----|
| | Farameter | | | |
| t _{c(TB)} | TBiIN input cycle time | 600 | | ns |
| t _{w(TBH)} | TBiIN input high pulse width | 300 | | ns |
| t _{w(TBL)} | TBiIN input low pulse width | 300 | | ns |

Table 5.91 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard Min. Max. | Standard | Standard | | Unit |
|---------------------|------------------------------|--------------------|----------|----------|--|------|
| | Falanielei | | Max. | J Grill | | |
| $t_{c(TB)}$ | TBiIN input cycle time | 600 | | ns | | |
| t _{w(TBH)} | TBiIN input high pulse width | 300 | | ns | | |
| t _{w(TBL)} | TBiIN input low pulse width | 300 | | ns | | |




Figure 5.54 Timer B Input

Timing Requirements

($V_{CC} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ unless otherwise specified}$)

5.6.2.5 Timer S Input

Table 5.92 Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)

| Symbol | Parameter | Standard Min. Max. | Unit | |
|------------------------------|-------------------------------------|--------------------|------|----|
| | i didiffetei | | | |
| t _{w(TSH)} | TSUDA, TSUDB input high pulse width | 2 | | μS |
| t _{w(TSL)} | TSUDA, TSUDB input low pulse width | 2 | | μS |
| t _{su(TSUDA-TSUDB)} | TSUDB input setup time | 1 | | μS |
| t _{su(TSUDB-TSUDA)} | TSUDA input setup time | 1 | | μS |




Figure 5.55 Timer S Input (Two-phase Pulse Input in Two-phase Pulse Signal Processing Mode)

Timing Requirements

($V_{CC} = 3 \text{ V}, V_{SS} = 0 \text{ V}, \text{ at } T_{opr} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ unless otherwise specified}$)

5.6.2.6 Serial Interface

Table 5.93 Serial Interface

| Symbol | Parameter | Stan | Unit | | |
|----------------------|---------------------------------|-----------|------|----|--|
| Symbol | Farametei | Min. Max. | | | |
| t _{c(CK)} | CLKi input cycle time | 300 | | ns | |
| t _{w(CKH)} | CLKi input high pulse width 150 | | | | |
| t _{w(CKL)} | CLKi input low pulse width | 150 | | ns | |
| t _{d(C-Q)} | TXDi output delay time 160 | | | | |
| t _{h(C-Q)} | TXDi hold time 0 | | | ns | |
| t _{su(D-C)} | RXDi input setup time 100 | | ns | | |
| t _{h(C-D)} | RXDi input hold time 90 | | | | |




Figure 5.56 Serial Interface

5.6.2.7 External Interrupt INTi Input

Table 5.94 External Interrupt INTi Input

| Symbol | Parameter | Stan | Unit | | |
|--------------|-----------------------------|------|------|-------|--|
| Symbol | Falameter | | Max. | Offic | |
| $t_{w(INH)}$ | INTi Input HIGH Pulse Width | 380 | | ns | |
| $t_{w(INL)}$ | INTi Input LOW Pulse Width | | | ns | |




Figure 5.57 External Interrupt INTi Input

Timing Requirements

(V_{CC} = 3 V, V_{SS} = 0 V, at T_{opr} = -40°C to 125°C unless otherwise specified)

5.6.2.8 Multi-master I²C-bus

Table 5.95 Multi-master I²C-bus

| Cymphol | Parameter | Standard Clock Mode | | High-speed Clock Mode | | - Unit |
|---------------------|---------------------------------|---------------------|------|-----------------------|------|--------|
| Symbol | | Min. | Max. | Min. | Max. | Uill |
| t _{BUF} | Bus free time | 4.7 | | 1.3 | | μS |
| t _{HD;STA} | Hold time in start condition | 4.0 | | 0.6 μs | | μS |
| t _{LOW} | Hold time in SCL clock 0 status | 4.7 | | 1.3 | | μS |
| t _R | SCL, SDA signals' rising time | | 1000 | 20 + 0.1 Cb | 300 | ns |
| t _{HD;DAT} | Data hold time | 0 | | 0 | 0.9 | μS |
| t _{HIGH} | Hold time in SCL clock 1 status | 4.0 | | 0.6 | | μS |
| f _F | SCL, SDA signals' falling time | | 300 | 20 + 0.1 Cb | 300 | ns |
| t _{su;DAT} | Data setup time | 250 | | 100 | | ns |
| t _{su;STA} | Setup time in restart condition | 4.7 | | 0.6 | | μS |
| t _{su;STO} | Stop condition setup time | 4.0 | | 0.6 | | μS |




Figure 5.58 Multi-master I²C-bus

Timing Requirements

(V_{CC} = 3 V, V_{SS} = 0 V, at T_{opr} = -40°C to 125°C unless otherwise specified)

5.6.2.9 Serial bus interface

Table 5.96 Serial Bus Interface

| Cumbal | Characteristic | | Measurement | Value | | | l lait |
|----------------------------|---------------------------------|----------------|---|--|------|---|----------------------|
| Symbol | Characteristic | Characteristic | | Min. | Тур. | Max. | Unit |
| t _{c(SSCK)} | SSCK clock cycle time | | | 250 | | | ns |
| t _{w(SSCKH)} | SSCK clock high pulse widt | h | | 0.4 | | 0.6 | t _{c(SSCK)} |
| t _{w(SSCKL)} | SSCK clock low pulse width | ì | | 0.4 | | 0.6 | t _{c(SSCK)} |
| | SSCK clock rising time | Master | | | | 1 | t _{CYC} (1) |
| t _{r(SSCK)} SS | | Slave | | | | 1 | μs |
| 4 | SSCK clock falling time | Master | | | | 1 | t _{CYC} (1) |
| ^t f(SSCK) | | Slave | | | | 1 | μs |
| t _{su(SSIO-SSCK)} | SSO, SSI data input setup time | | | 100 | | | ns |
| t _{h(SSCK-SSIO)} | SSO, SSI data input hold time | | | 1 | | | t _{CYC} (1) |
| t _{su(SCS-SSCK)} | SCS setup time | Slave | | 1 t _{CYC} + 50 ⁽¹⁾ | | | ns |
| t _{h(SSCK-SCS)} | SCS hold time | Slave | | 1 t _{CYC} + 50 ⁽¹⁾ | | | ns |
| t _{d(SSCK-SSIO)} | SS0, SSI data output delay time | | | | | 1 | t _{CYC} (1) |
| t _{en(SCS-SSI)} | SSI output enable time | | $3.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ | | | 1.5 t _{CYC} + 100 ⁽¹⁾ | ns |
| t _{dis(SCS-SSI)} | SSI output disable time | | $3.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ | | | 1.5 t _{CYC} + 100 ⁽¹⁾ | ns |

Note:

1. 1 t_{CYC} is 1/f1 (s).




Figure 5.59 I/O Timing of Serial Bus Interface (Master)




Figure 5.60 I/O Timing of Serial Bus Interface (Slave)




Figure 5.61 I/O Timing of Serial Bus Interface (Synchronous Communication Mode)




Figure 5.62 Switching Characteristic Measurement Circuit

| REVISION HISTORY | M16C/5M Group Datasheet |
|------------------|-------------------------|
| | · |

| | Rev. | Date | | Description | | | | |
|---|-------|--------------|------|----------------------|--|--|--|--|
| | itov. | Date | Page | Summary | | | | |
| ĺ | 1.01 | Jul 23, 2010 | _ | First edition issued | | | | |

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electron The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

เพลายอย อเชียงเทเชง **ทยายู nong Limited** Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-6273-0200, Fax: +65-6278-8019
Renesas Electronics Malaysia Sdn.Bhd.

เพราะสอน เมราะเพราะเพราะสามารถ งสท.**ษกด.** Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-588-5141

© 2010 Renesas Electronics Corporation. All rights reserved.