

Finite State Machines

Shi Ran 1004793495

October 29, 2020


Part I

1. *Reset* signal is synchronous; it is active low signal; it will "clean" the current sequence, that is, making *curr_state* 0.


2.

curr	w	next	z
A: 000	0	A: 000	0
A: 000	1	B: 110	0
B: 110	0	A: 000	0
B: 110	1	C: 011	0
C: 011	0	E: 010	0
C: 011	1	D: 111	0
D: 111	0	E: 010	0
D: 111	1	F: 101	1
E: 010	0	A: 000	0
E: 010	1	G: 001	1
F: 101	0	E: 010	0
F: 101	1	F: 101	1
G: 001	0	A: 000	0
G: 001	1	C: 011	0


5. With $w = 1$, after the clock ticks for more than 4 times, the output remains high and register has a state 5 (F respectively).




Continue with the previous case, set $w = 0$, after the clock ticks, the output becomes low and register has a state 2 (E respectively).




Continue with the previous case, set $w = 1$, after the clock ticks, the output becomes high and register has a state 1 (G respectively).




Continue with the previous case, set $w = 1$, after the clock ticks, the output becomes low and register has a state 3 (C respectively).




Continue with the previous case, set $w = 1$, after the clock ticks, the output becomes low and register has a state 7 (D respectively).



Continue with the previous case, set $w = 0$, after the clock ticks 2 times, the output becomes low and register has a state 0 (A respectively).



Continue with the previous case, set $w = 0$, after the clock ticks, the output becomes low and register has a state 6 (B respectively).



Part II


1. *data_in* is the data input by user, if *WE* for the register is high, the input value will be loaded into that register. Then two mux *alu_select_a* and *alu_select_b* determines A and B values that get input into the ALU. The *alu_op* button determines whether the alu will perform addition or multiplication. The output of ALU unit can be input again into the registers when *Id_alu_out* is on to perform furthers steps of calculation. The output can also be loaded into register *R_R* when *ld_r* is on. The value will be the output. The reset buttons will make all values in registers to be 0.

The FSM: when *Reset* is on, *Enable* is on, there are 5 states in total to perform the calculation. First, input value is loaded into *R_C*, after the clock ticks, the input value is loaded into *R_A*, then multiply *R_A* by *R_A* and store the value in *R_A*. Then add *R_C* to *R_A*, store the value in *R_B*. Then add *R_A* to *R_B* again, this value gets output.


2.

Steps	<i>Id_c</i>	<i>Id_x</i>	<i>Id_a</i>	<i>Id_b</i>	<i>alu_out</i>	<i>sa</i>	<i>sb</i>	<i>op</i>	<i>ld_r</i>
Load value into <i>R_A</i>	0	0	1	0	0	00	00	0	0
Load value into <i>R_B</i>	0	0	0	1	0	00	00	0	0
Load value into <i>R_C</i>	1	0	0	0	0	00	00	0	0
Load value into <i>R_X</i>	0	1	0	0	0	00	00	0	0
Multiply <i>R_B</i> by <i>R_X</i> , store result in <i>R_B</i>	0	0	0	1	1	01	11	1	0
Add <i>R_A</i> to <i>R_B</i> , store result in <i>R_B</i>	0	0	0	1	1	00	01	0	0
Multiply <i>R_C</i> by <i>R_X</i> , store value in <i>R_A</i>	0	0	1	0	1	10	11	1	0
Multiply <i>R_A</i> by <i>R_X</i> , store value in <i>R_A</i>	0	0	1	0	1	00	11	1	0
Add <i>R_A</i> to <i>R_B</i> , ALU output is $Cx^2 + Bx + A$	0	0	0	0	1	00	01	0	1


3.




5. Load 1, 2, 3, 4 into A, B, C, D respectively with clock ticks 4 times.




After one clock cycle, we have $R_B = R_B \cdot R_X = 08$.




After one clock cycle, we have $R_B = R_B + R_A = 09$.



After one clock cycle, we have $R_A = R_C \cdot R_X = 0C$.



After one clock cycle, we have $R_A = R_C \cdot R_X = 30$.



After one clock cycle, we get the final output $R_A + R_B = 39$.

