Mini Project Submission: Digital Circuit Design Specification & Datapath Schematic

Course: Digital Logic & Computer Design (DLCD)
Student Name: Shreyansh Raj
Project Title: Hardware Neural Network Accelerator
SRN / Roll Number: [SRN / Roll Number]
Selected Module: Conv PE (`conv_pe.v`) with Q7.8 MAC (`mac_q7_8.v`)
Date: October 2026

---

1. Executive Summary & Module Purpose

In the custom digital neural network accelerator, the **Convolutional Processing Element (`conv_pe.v`)** executes the 2D spatial convolution for the frontend convolutional layer (Conv1).

A fully unrolled 2D convolution requires 9 parallel hardware multipliers per output channel, which demands substantial FPGA DSP and logic resources. To minimize area and routing complexity, this design implements a **9-tap time-multiplexed, weight-stationary sequential Multiply-Accumulate (MAC) processing element**.

Key Architectural Characteristics:

- **Arithmetic Precision:** Signed Q7.8 Fixed-Point (16-bit signed two's complement: 1 sign bit, 7 integer bits, 8 fractional bits; scale factor $S = 2^8 = 256$, dynamic range [-128.0, +127.996]).
- **Dataflow:** Weight-Stationary. The 9 filter weights for the 3 × 3 kernel are shifted into internal registers during configuration and held stationary while incoming streaming pixels are evaluated sequentially.
- **Cycle Budget & Throughput:** Exactly 9 clock cycles per 3 × 3 receptive field window; produces 1 valid output feature every 9 cycles with continuous streaming support.
- **Hardware Component Footprint (`conv_pe`):** 1 Signed 16 × 16 Multiplier (`mac_q7_8.v`), 1 Signed 16-bit Adder (`mac_q7_8.v`), 9 16-bit Weight Shift Registers (`weights[0:8]`; intentionally unreset), 1 16-bit Accumulator Register (`out_acc`), 1 16-bit 2-to-1 Feedback Multiplexer (`clr_acc` selector), 1 16-bit 9-to-1 Weight Multiplexer (addressed by `tap_idx`), 1 4-bit Modulo-9 Ring Counter with Comparator (`tap_idx`, 0 to 8), and 1 1-bit Output Valid Flip-Flop (`valid_out`). *(Note: The Conv1 layer in `conv1_array.v` instantiates 4 of these `conv_pe` elements in parallel, one per output channel).*

2. Port Interface & Signal Contract

Signal Name	Direction	Bit Width	Type	Active Level	Functional Description
`clk`	Input	1	Clock	Rising Edge	Primary system clock (synchronous domain).
`reset`	Input	1	Control	High (1)	Synchronous reset. Resets `tap_idx`, `out_acc`, and `valid_out` to 0. *(Weight registers are intentionally not reset to conserve routing resources).*
`load_weight`	Input	1	Control	High (1)	Active-high shift enable for serial weight loading. Shift order requires reverse sequence (W_8 first down to W_0 last) so that W_0 resides in `weights[0]`.
`weight_in`	Input	[15:0]	Data (Q7.8)	—	Serial 16-bit signed weight stream fed during offline configuration.
`mac_en`	Input	1	Control	High (1)	Clock-enable for MAC computation and tap counter advance. When low, `tap_idx` and `out_acc` freeze their states.
`clr_acc`	Input	1	Control	High (1)	Asserted during Tap 0 to clear accumulator feedback to `16'sd0` for starting a new convolution window.
`pixel_in`	Input	[15:0]	Data (Q7.8)	—	16-bit signed streaming pixel value from sliding-window line buffers.
`out_acc`	Output	[15:0]	Data (Q7.8)	—	16-bit signed accumulated convolution sum. Valid when `valid_out` is asserted.
`valid_out`	Output	1	Status	High (1)	1-cycle active-high pulse registered on the clock cycle following Tap 8, indicating that the completed 9-tap sum is valid on `out_acc`.

3. Register Transfer Level (RTL) Datapath Schematic




Figure 1: Complete Register-Transfer Level (RTL) Datapath Schematic of the Convolutional Processing Element (`conv_pe.v`) with Q7.8 MAC Core (`mac_q7_8.v`).

Datapath Breakdown:

1. **Weight Storage & Selection:** The 9 kernel coefficients (W_0 to W_8) reside in a 9 × 16-bit shift register. A 9-to-1 multiplexer driven by `tap_idx[3:0]` routes `weights[tap_idx]` to the multiplier.
2. **Signed Multiplier (`mac_q7_8`):** Multiplies selected 16-bit signed weight and streaming 16-bit signed `pixel_in`, producing a 32-bit signed product in **Q15.16** format.
3. **Truncation Slice:** Combinational extraction of `product[23:8]`. Bits `[31:24]` are dropped based on verified headroom, and bits `[7:0]` are truncated (floor), aligning the result back to Q7.8 format at zero logic gate cost.
4. **Accumulator Feedback & MUX:** A 2-to-1 multiplexer selects `16'sd0` (when `clr_acc = 1` during Tap 0) or `out_acc` (when `clr_acc = 0`). The 16-bit signed adder sums the truncated product with this accumulator base.
5. **Output Registers:** When `mac_en = 1`, `out_acc` registers the adder sum on each clock edge. On `tap_idx == 8`, `valid_out` registers high for the subsequent clock cycle and `tap_idx` rolls over to 0.

4. Control Unit & Tap Sequencer

The module avoids complex FSM control overhead by employing a synchronous 4-bit modulo-9 ring counter (`tap_idx`, counting 0 to 8) enabled by `mac_en`. When `mac_en = 0`, the counter freezes in place; it does not jump to an idle state. Weight loading is orthogonal via `load_weight`.

Modulo-9 Ring Counter Sequence & Truth Table:

Cycle Phase	`mac_en`	`clr_acc`	`tap_idx`	Feedback MUX (`acc_in`)	Multiplier Operation (P_i)	`valid_out`
Tap 0	1	1	0	`16'sd0`	$P_0 = pixel_0 \times W_0$	0
Tap 1	1	0	1	`out_acc` (P_0)	$P_1 = pixel_1 \times W_1$	0
Tap 2	1	0	2	`out_acc` ($P_0 + P_1$)	$P_2 = pixel_2 \times W_2$	0
Tap 3..7	1	0	3..7	`out_acc` ($\sum_{k=0..i-1} P_k$)	$P_i = pixel_i \times W_i$	0
Tap 8	1	0	8	`out_acc` ($\sum_{k=0..7} P_k$)	$P_8 = pixel_8 \times W_8$	0
Handoff (Next Tap 0)	1	1	0	`16'sd0`	$P_0' = pixel_0' \times W_0$	**1** (Asserted for completed window)

5. Q7.8 Fixed-Point Mathematical Formulation

Fixed-point arithmetic maps real values to signed integers using uniform scaling factor $S = 2^B$ (where $B = 8$): $X_{\text{fixed}} = \text{round}(X_{\text{real}} \times 2^8)$.

Multiplication & Bit Format:

Multiplying two 16-bit signed Q7.8 numbers (each having 1 sign bit, 7 integer bits, 8 fractional bits) produces a 32-bit signed product in **Q15.16** format:

> $\text{Product} = A \times B \;\Rightarrow\; 1 \text{ sign bit} + 15 \text{ integer bits} + 16 \text{ fractional bits} = 32 \text{ bits (Scale } 2^{16})$

To rescale to 16-bit Q7.8, the product is scaled by 2^{-8} via bit-slicing: **$\text{Product}_{\text{Q7.8}} = \lfloor (A \times B) / 2^8 \rfloor = \text{Product[23:8]}$**.

Bit-Level Slice of `product[31:0]`:


```
Product [31:0]:
  [31:24] (8 bits) : Extended integer bits (discarded; headroom bounded to prevent overflow)
  [23:16] (8 bits) : Q7.8 Integer part (1 sign bit + 7 integer bits)
  [15:8]  (8 bits) : Q7.8 Fractional part
  [7:0]   (8 bits) : Lower sub-fractional bits (truncated floor; dropped)
```

Headroom & Overflow Behavior:

The RTL adder and accumulator implement standard two's complement 16-bit arithmetic without saturation logic; if a value exceeds [-128.0, +127.996], it wraps around. To prevent overflow in hardware, the neural network training pipeline incorporates an upstream Headroom Gate during weight export:

- Maximum model output logit observed across the test set is 72.5, safely below the Q7.8 ceiling of +127.996.
- Input pixels are normalized within [0.0, 1.0] (0 to 255 in Q7.8), and kernel weights are bounded, ensuring intermediate 9-tap sums remain strictly within the 16-bit dynamic range.

6. Cycle-Accurate Timing Diagram



7. Verilog Code Implementation

Core MAC Module (`mac_q7_8.v`):

```
module mac_q7_8 (
    input  wire signed [15:0] weight,
    input  wire signed [15:0] in_val,
    input  wire signed [15:0] acc_in,
    output reg  signed [15:0] acc_out
);
    wire signed [31:0] product;

    assign product = weight * in_val;
    always @(*) begin
        acc_out = acc_in + product[23:8];
    end
endmodule
```

Processing Element Module (`conv_pe.v`):

```
module conv_pe (
    input  wire clk,
    input  wire reset,
    input  wire load_weight,
    input  wire signed [15:0] weight_in,
    input  wire mac_en,
    input  wire clr_acc,
    input  wire signed [15:0] pixel_in,
    output reg  signed [15:0] out_acc,
    output reg  valid_out
);
    reg signed [15:0] weights [0:8];
    reg [3:0] tap_idx;
    wire signed [15:0] mac_result;
    wire signed [15:0] current_weight = weights[tap_idx];
    wire signed [15:0] acc_in = clr_acc ? 16'sd0 : out_acc;

    mac_q7_8 mac_inst (
        .in_val(pixel_in),
        .weight(current_weight),
        .acc_in(acc_in),
        .acc_out(mac_result)
    );

    always @(posedge clk) begin
        if (reset) begin
            tap_idx   <= 0;
            out_acc   <= 0;
            valid_out <= 0;
        end else begin
            if (load_weight) begin
                weights[8] <= weights[7];
                weights[7] <= weights[6];
                weights[6] <= weights[5];
                weights[5] <= weights[4];
                weights[4] <= weights[3];
                weights[3] <= weights[2];
                weights[2] <= weights[1];
                weights[1] <= weights[0];
                weights[0] <= weight_in;
            end
            if (mac_en) begin
                out_acc <= mac_result;
                if (tap_idx == 8) begin
                    tap_idx   <= 0;
                    valid_out <= 1;
                end else begin
                    tap_idx   <= tap_idx + 1;
                    valid_out <= 0;
                end
            end else begin
                valid_out <= 0;
            end
        end
    end
endmodule
```

8. Verification Results & Hardware Resource Analysis

1. Directed Testbench Verification (`tb_conv_pe.v`):

The module was verified using the self-checking testbench `v2/verilog_src/tb_conv_pe.v` compiled with Icarus Verilog against Python golden values:

- **Test Case 1 (Interior 3 × 3 Window):** Evaluated 9 non-zero pixel inputs (P_1 = [0.10, 0.20, ..., 0.90]) against signed kernel weights. Expected Q7.8 golden result: `104` (0.40625). RTL simulation output produced `104` (`PASS`).
- **Test Case 2 (Edge 3 × 3 Window with Zero-Padding):** Evaluated boundary pixels with zero-padded corner and border positions (P_2 = [0, 0, 0, 0, 0.50, 0.60, 0, 0.80, 0.90]). Expected Q7.8 golden result: `19` (0.0742). RTL simulation output produced `19` (`PASS`).
- **Summary:** Zero mismatches detected across directed test cases (`ALL TESTS PASSED.`).

2. Critical Path Analysis (Estimated Design Analysis, Unsynthesized):

- **Combinational Critical Path:** `pixel_in` / `current_weight` → 16 × 16 Multiplier → `product[23:8]` Truncation Wiring → 16-bit Signed Adder → `out_acc` flip-flop setup time.
- **Timing Estimate:** When targeted to typical FPGA fabrics (such as Xilinx Artix-7), the multiplier and adder map directly into a single DSP48E1 slice or equivalent LUT logic. The single-cycle combinational delay is estimated to support operating clock frequencies in the range of 100 to 150 MHz without requiring multi-stage pipeline registers.

3. Hardware Resource Trade-Off Arithmetic:

Compared to a fully unrolled parallel 2D convolution engine that instantiates 9 multipliers per channel:

> Multiplier Reduction Ratio = (9 - 1) / 9 = 8 / 9 ≈ 88.89%

By time-multiplexing a single hardware multiplier across 9 clock cycles, the design reduces multiplier resource requirements by 88.89% per convolutional channel while maintaining deterministic 9-cycle throughput for real-time inference.