{"payload":{"header_redesign_enabled":false,"results":[{"id":"98957380","archived":false,"color":"#adb2cb","followers":3,"has_funding_file":false,"hl_name":"shishir-dey/vhdl-samples","hl_trunc_description":"Contains VHDL netlists of basic digital circuits.","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":98957380,"name":"vhdl-samples","owner_id":22684301,"owner_login":"shishir-dey","updated_at":"2019-03-09T18:17:13.698Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","hardware-designs","testbench","netlist"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ashishir-dey%252Fvhdl-samples%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/shishir-dey/vhdl-samples/star":{"post":"uOmPJouqxU3jdjyg0FDYtzjtqzj1lEXFILsmv78we2I6m0QZqY8AFwuNY4V4c2d6ttdtcatONslnXbpbEuFWAw"},"/shishir-dey/vhdl-samples/unstar":{"post":"a2hpHdJq-znwLpCiv0V0GYQHJdE8aJvi7N7UHULg7DPmvTHRVY7NjYZJkTLvEy3hmdyLa1cuM6AtfB838it5Cg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lFyeyvg6N9lSf2MTvBboLsyaY7U5_t3DkhYbDxxr47Wuh5xRwCdp9SgNJ4ee0EIq2eL317GsJ89O1Q_vGyWJ6g"}}},"title":"Repository search results"}