SHISHU Assignment S REG: 2020CA080 QL- A CPU generates 32-bit vistual the minimum size of the TLB tag? effective if every memory address had to be translated by booking up the associated physical page in memory. The Solution is to eater Clacke the resent translations in a Translation Lookaside Buffer (TLR). Size of a page = 4KB = 212 means 12 offset bits CPU generated 32-bit virtual address. Total number of bits needed to address a page frame = 32-12 = 20 If there are 'n' cache lines in a set, the eache placement is called n-way set accordative. Since TLB is 4 way set associative and can hold total 128 (217) page table entoies, no. of sets in charle = ent/4 = 215 So, 5 bits are needed to address a set, and us (20-5) bits are needed for tag. 02 A computer uses 46-bit virtual address ,22-bit - - - - - - - - - - - - Fach entry of T3 Stores .... The processor used 64 bytes, what is the minimum Sets in the processor cache of this computer.

got I MB 16-way set associations virtually indeped physically tagged calche (NIPT).

The cache block size is 64 bytes.

No of blocks on 2^20/2^6 = 2^14.

No of sets as 2^14/2^4 = 2^10.

VA (46)

tag (30), Set (10), block offset (6)

In VIPT If the no. of bits of page affect = (set + block offset) then only one page color sufficient - but we need 8 colors because the number bits where the cache set index and physical page number over lup index and physical page number over lup is 3 so 21318) page color is regulated.

and 32 bit virtual address as, with a page where the virtual address is used as follow:

The number of bits -- -- , level page tubles are respectively.

At first we have physical address of 2^26, and page size is 2^12. Hence 2^24 should be the number of pages, and you figured that hight.

Since given 3 bits for 3rd level page table, i.e. 229 and then 4 bytes per entry, so 2211. Now 226/2111 would given 225, Hence 25 bit 125 bit at second level table).

Now again given 3 bits for second level page table. So the same logic applies again · 2/36/27/11. Which agin is 2125. (25 bits at first lavel table) have the answer must be 25,20,24; QY The memory access thme is 1 nomo second \_\_\_. What is the any memory access time on executing the Sequence Read Operation: Ti = lns , T2 = 8 ns - and H, = 0.9 Read instructions = 100 +60 = 160 Write operation T1=2ns, T2=10 ns and H1=0.9 write instructions = 40 Formula Tang = H.T. + (1-41) T2 Calculation Read operation; Tang = 1× 009 + (1-0,9) ×5 o. Tang = 1.4 write Operation

Tang = 2 × 0.9 + (1-0.9) × 10

Average occess time = 1.4 × 160 + 2.8 × 40 = 386 160+ 40 200 . Tang = 1068 Average access time = 360 = 158 ns 05 The possibilities are TLB Hit \* cache Hit + TLB HIX \* Cache Miss + TLB Miss & cache Hit + TLB MUSS + Cacke Miss = 0.96\*0.9\*2 + 0.96 \*0.1\*12 + 0.04 \*0.3\*22 40.04 40-1 \* 32 = 3.8 approx; 4