



PROJECT REPORT

Project D3: Numerically Controlled Oscillator (NCO)

Mentor : Dr. Chithra

Mentees : Vaibhav Meena & Shital Niras

OBJECTIVE

The objective of this project was to implement a Numerically Controlled Oscillator (NCO) using Verilog. The NCO is a digital circuit used to generate periodic waveforms such as sine, cosine, etc., whose frequency can be controlled using a digital word (phase increment). This project aimed to demonstrate digital frequency control by generating three sine waves with different frequencies using a shared sine lookup table (LUT).

TOOLS AND TECHNOLOGIES USED

- **Verilog HDL** – For designing the RTL (Register Transfer Level) implementation of the NCO module.
- **Icarus Verilog** – Used for compiling and simulating the Verilog code.
- **GTKWave** – A waveform viewer used to analyze and verify simulation results.
- **Visual Studio Code (VS Code)** – The code editor used for writing and managing the Verilog source files.
- **Python** – Used to generate the sine lookup table file (sine_lut.hex) with 256-point values.

WHAT IS AN NCO?

An **NCO** is a digital signal generator which uses a **phase accumulator** and a **waveform lookup table (LUT)** to produce waveforms. On every clock cycle, a fixed value called the **phase increment** is added to a register called the phase accumulator. The **most significant bits (MSBs)** of the accumulator are used to index into the LUT to generate the waveform.

Frequency Equation:

$$f_{\text{out}} = \frac{\text{Phase Increment} \times f_{\text{clk}}}{2^N}$$

- f_{clk} is the system clock frequency
- N is the number of bits in the phase accumulator (16 in our case)

IMPLEMENTATION

NCO Design (**nco.v**)

```
1 module nco (  
2     input wire clk,  
3     input wire reset,  
4     input wire [15:0] phase_inc, // User phase increment  
5     output reg [7:0] wave_out1, // Sine wave 1 (user-defined freq)  
6     output reg [7:0] wave_out2, // Sine wave 2 (fixed freq = 1000)  
7     output reg [7:0] wave_out3 // Sine wave 3 (fixed freq = 3000)  
8 );  
9  
10 // Phase accumulators  
11 reg [15:0] phase_acc1 = 16'd0;  
12 reg [15:0] phase_acc2 = 16'd0;  
13 reg [15:0] phase_acc3 = 16'd0;  
14  
15 // 256-point sine LUT  
16 reg [7:0] sine_lut [0:255];  
17  
18 initial begin  
19     $readmemh("sine_lut.hex", sine_lut);  
20     $display("Sine LUT loaded.");  
21 end  
22  
23 // Accumulate phases  
24 always @(posedge clk or posedge reset) begin  
25     if (reset) begin  
26         phase_acc1 <= 16'd0;  
27         phase_acc2 <= 16'd0;  
28         phase_acc3 <= 16'd0;  
29     end else begin  
30         phase_acc1 <= phase_acc1 + phase_inc;  
31         phase_acc2 <= phase_acc2 + 16'd1000;  
32         phase_acc3 <= phase_acc3 + 16'd3000;  
33     end  
34 end  
35  
36 // LUT outputs  
37 always @(posedge clk) begin  
38     wave_out1 <= sine_lut[phase_acc1[15:8]];  
39     wave_out2 <= sine_lut[phase_acc2[15:8]];  
40     wave_out3 <= sine_lut[phase_acc3[15:8]];  
41 end  
42  
43 endmodule
```

Testbench (**nco_tb.v**)

```
1 `include "nco.v"  
2 `timescale 1ns/1ps  
3 module nco_tb;  
4  
5     reg clk = 0;  
6     reg reset = 1;  
7     reg [15:0] phase_inc;  
8     wire [7:0] wave_out1;  
9     wire [7:0] wave_out2;  
10    wire [7:0] wave_out3;  
11  
12    // Instantiate the NCO  
13    nco uut (  
14        .clk(clk),  
15        .reset(reset),  
16        .phase_inc(phase_inc),  
17        .wave_out1(wave_out1),  
18        .wave_out2(wave_out2),  
19        .wave_out3(wave_out3)  
20    );  
21  
22    // 100 MHz clock  
23    always #5 clk = ~clk;  
24  
25    initial begin  
26        $dumpfile("nco.vcd");  
27        $dumpvars(0, nco_tb);  
28        $dumpvars(1, wave_out1);  
29        $dumpvars(1, wave_out2);  
30        $dumpvars(1, wave_out3);  
31  
32        reset = 1;  
33        phase_inc = 16'd0;  
34        #10  
35  
36        reset = 0;  
37        phase_inc = 16'd2000; // User-defined phase increment for wave_out1  
38        #1000  
39  
40        phase_inc = 16'd5000; // User-defined phase increment for wave_out1  
41  
42        #5000; // Run simulation for 5 us  
43        $finish;  
44    end  
45 endmodule
```

Sine LUT File (**sine_lut.hex**) (generated using python)

```
sine_lut > ...  
1 import numpy as np  
2  
3 # Create 256 samples of a sine wave  
4 samples = 256  
5 amplitude = 127.5  
6 offset = 127.5  
7 sine_values = np.round(amplitude * np.sin(2 * np.pi * np.arange(samples) / samples) + offset).astype(int)  
8  
9 # Write to sine_lut.hex in hex format  
10 with open("sine_lut.hex", "w") as f:  
11     for value in sine_values:  
12         f.write(f"{value:02X}\n") # each value on a new line  
13
```

OBSERVATIONS


Simulation Waveform Output (**gtkwave**) showing 3 sine waveforms :

- **wave_out1**: Phase increment = 2000 → **Medium frequency**
- **wave_out2**: Phase increment= 1000 → **Low frequency**
- **wave_out3**: Phase increment = 3000 → **High frequency**

The sine waveform shape is clearly visible for all 3 signals.

All signals are generated using a shared 256-point LUT.

Output frequency increases with phase increment.





CONCLUSION

The project successfully demonstrates a working **Numerically Controlled Oscillator (NCO)** with frequency control. The relationship between phase increment and output frequency is observed clearly in simulations.

This project helped in:

- Understanding the internals of waveform synthesis
- Learning practical use of phase accumulators and lookup tables
- Using simulation tools (GTKWave, Icarus Verilog)



THANK YOU