

EE2016 : Microprocessor Theory and Lab

**Lab Report # 1**

Implementation and Performance Comparison of 4 bit  
Serial-Parallel Multiplier with Booth's Algorithm in FPGA  
(Xilinx's Spartan 3E Board)

Mandla Siva Manoj, EE21B083  
Ajo George, EE21B009  
Group 3

October 1, 2022

## Contents

<b>1</b>	<b>Aim of the Experiment</b>	<b>1</b>
<b>2</b>	<b>Code</b>	<b>1</b>
<b>3</b>	<b>Outputs</b>	<b>4</b>
<b>4</b>	<b>Explanation</b>	<b>6</b>
4.1	Serial Parallel Multiplier . . . . .	6
4.2	Booth's Multiplier . . . . .	6
<b>5</b>	<b>Learning Outcomes</b>	<b>7</b>

## List of Figures

1	Synthesis Diagram of Serial Parallel Multiplier . . . . .	4
2	Output of Serial Parallel Multiplier . . . . .	5
3	Synthesis Diagram of Booth's Multiplier . . . . .	5
4	Output of Booth's Multiplier . . . . .	5
5	Diagram of Serial Parallel Multiplier . . . . .	6
6	Booths Multiplier Flowchart . . . . .	6

# 1 Aim of the Experiment

In this experiment we have to multiply two numbers using two different methods.

1. Using 4-bit Serial-Parallel Multiplier
2. Using Booth's Algorithm for 4-bit numbers

The aim of this experiment is to

- Familiarise us with Verilog, which allows us to model an electrical system.
- To demonstrate the working by writing a testbench code
- Compare between the two methods in terms of clock cycles.

# 2 Code

```
1 module mult1(  
2     input [3:0] A,  
3     input [3:0] B,  
4     output reg [7:0] O  
5 );  
6 always @(A or B)  
7 begin  
8     O = 0;  
9  
10    if (B[0]==1'b1)  
11        O = O+(A<<0);  
12  
13    if (B[1]==1'b1)  
14        O = O+(A<<1);  
15  
16    if (B[2]==1'b1)  
17        O = O+(A<<2);  
18  
19    if (B[3]==1'b1)  
20        O = O+(A<<3);  
21  
22 end  
23 endmodule
```

Listing 1: Verilog Code for Serial Parallel Multiplier

```
1 // Inputs  
2     reg [3:0] A;  
3     reg [3:0] B;  
4  
5 // Outputs  
6     wire [7:0] O;  
7  
8 // Instantiate the Unit Under Test (UUT)
```

```

9      mult1 uut (
10          .A(A),
11          .B(B),
12          .O(O)
13      );
14
15      initial begin
16          // Initialize Inputs
17          A = 0;
18          B = 0;
19
20          // Wait 100 ns for global reset to finish
21          #100;
22
23          // Add stimulus here
24
25      end
26
27 endmodule

```

Listing 2: Testbench of Serial Parallel Multiplier

```

1 module BOOTHSMULTIPLIER(
2     output [7:0] prod,
3     output busy,
4     input [3:0] mc,
5     input [3:0] mp,
6     input clk,
7     input start
8 );
9
10 reg [3:0] A, Q, M; // all are 4 bit registers
11 reg Q_1;
12
13 reg [2:0] count;
14 wire [3:0] sum, difference;
15
16 always @(posedge clk)
17 begin
18     if (start)
19         begin
20             A <= 1'b0;
21             M <= mc;
22             Q <= mp;
23             Q_1 <= 1'b0;
24             count <= 3'b0;
25         end
26     else
27         begin
28             case ({Q[0], Q_1})

```

```

29     2'b0_1 : {A, Q, Q_1} <= {sum[3], sum, Q};
30     2'b1_0 : {A, Q, Q_1} <= {difference[3], difference, Q};
31     default: {A, Q, Q_1} <= {A[3], A, Q};
32     endcase
33     count <= count + 1'b1;
34 end
35 end
36
37 alu adder(sum, A, M, 0); // adder
38 alu subtractor(difference, A, ~M, 1); //subtractor using 2's compliment
39 assign prod = {A, Q};
40 assign busy = (count < 5);
41 endmodule
42
43
44 output [3:0] out;
45 input [3:0] a;
46 input [3:0] b;
47 input cin;
48 assign out = a + b + cin;
49 endmodule

```

Listing 3: Verilog Code for Booth's Algorithm

```

1 module BOOTHSMULTIPLIER_TB;
2 // Inputs
3 reg [3:0] mc;
4 reg [3:0] mp;
5 reg clk;
6 reg start;
7 // Outputs
8 wire [7:0] prod;
9 wire busy;
10 // Instantiate the Unit Under Test (UUT)
11 BOOTHSMULTIPLIER uut (
12     .prod(prod),
13     .busy(busy),
14     .mc(mc),
15     .mp(mp),
16     .clk(clk),
17     .start(start)
18 );
19
20 initial begin
21 // Initialize Inputs
22 mc = 4'b0011;
23 mp = 4'b0010;
24 clk = 1;
25 start = 1;
26 #10 clk = ~clk;

```

```

27  #10 clk = ~clk;
28  start = 0;
29  #10 clk = ~clk;
30  #10 clk = ~clk;
31  #10 clk = ~clk;
32  #10 clk = ~clk;
33  #10 clk = ~clk;
34  #10 clk = ~clk;
35  #10 clk = ~clk;
36  #10 clk = ~clk;
37
38
39  $finish;
40  end
41  initial begin
42      $dumpfile("BOOTH.vcd");
43      $dumpvars(0,BOOTH_MULTIPLIER_TB);
44  end
45
46  endmodule

```

Listing 4: Testbench for Booth's Algorithm

### 3 Outputs




Figure 1: Synthesis Diagram of Serial Parallel Multiplier



Figure 2: Output of Serial Parallel Multiplier




Figure 3: Synthesis Diagram of Booth's Multiplier



Figure 4: Output of Booth's Multiplier

## 4 Explanation

### 4.1 Serial Parallel Multiplier

In Serial Parallel Multiplier, if the multiplicand is 1, we sequentially go through each bit and shift the result by one bit.




Figure 5: Diagram of Serial Parallel Multiplier

### 4.2 Booth's Multiplier

The following flowchart illustrates the Booth's Multiplier algorithm:




Figure 6: Booths Multiplier Flowchart



## 5 Learning Outcomes

By doing this experiment we learnt:

1. How to use Verilog to implement Serial Parallel Multiplier and the Booth's algorithm
2. How to set up a test bench and perform two-number multiplication
3. In terms of clock cycles, Booth's algorithm is significantly faster than serial parallel multiplier.
  - Booths algorithm performs signed bit multiplication correctly, whereas serial parallel multiplier will produce an incorrect result.
  - Theoretically, a serial parallel multiplier has a time complexity of  $2n$ , whereas the Booth's algorithm computes a  $n$  bit multiplication in  $n$  clock cycles.