EE2016: Microprocessor Theory and Lab

Lab Report # 1

Implementation and Performance Comparison of 4 bit Serial-Parallel Multiplier with Booth's Algorithm in FPGA (Xilinx's Spartan 3E Board)

> Mandla Siva Manoj, EE21B083 Ajoe George, EE21B009 Group 3

> > October 1, 2022

Contents

1	Ain	of the Experiment	1
2	Coc	Code	
3	Out	puts	4
4	Exp 4.1 4.2	1	6 6
5	Lea	rning Outcomes	7
\mathbf{L}	ist o	of Figures	
	1	Synthesis Diagram of Serial Parallel Multiplier	4
	2	Output of Serial Parallel Multiplier	
	3	Synthesis Diagram of Booth's Multiplier	
	4	Output of Booth's Multiplier	5
	5	Diagram of Serial Parallel Multiplier	6
	6	Booths Multiplier Flowchart	6

1 Aim of the Experiment

In this experiment we have to multiply two numbers using two different methods.

- 1. Using 4-bit Serial-Parallel Multiplier
- 2. Using Booth's Algorithm for 4-bit numbers

The aim of this experiment is to

- Familiarise us with Verilog, which allows us to model an electrical system.
- To demonstrate the working by writing a testbench code
- Compare between the two methods in terms of clock cycles.

2 Code

```
module mult1(
        input [3:0] A,
2
        input [3:0] B,
3
        output reg [7:0] O
4
        );
   always @(A or B)
6
   begin
            0 = 0;
9
             if (B[0]==1'b1)
10
            0 = 0+(A << 0);
11
12
            if (B[1]==1 | b1)
13
             0 = 0+(A << 1);
15
             if (B[2]==1'b1)
16
             0 = 0 + (A << 2);
17
18
             if (B[3]==1|b1)
            0 = 0 + (A << 3);
20
21
   end
22
   endmodule
23
```

Listing 1: Verilog Code for Serial Parallel Multiplier

```
mult1 uut (
9
                      .A(A),
10
                      .B(B),
11
                      .0(0)
12
            );
14
            initial begin
15
                      // Initialize Inputs
16
                      A = 0;
17
                      B = 0;
18
19
                      // Wait 100 ns for global reset to finish
20
                      #100;
21
22
                      // Add stimulus here
23
24
25
            end
26
   endmodule
27
```

Listing 2: Testbench of Serial Parallel Multiplier

```
module BOOTHS_MULTIPLIER(
           output [7:0] prod,
           output busy,
           input [3:0] mc,
4
            input [3:0] mp,
5
            input clk,
6
            input start
  );
  reg [3:0] A, Q, M; // all are 4 bit registers
  reg Q_1;
11
12
  reg [2:0] count;
13
  wire [3:0] sum, difference;
15
  always @(posedge clk)
16
  begin
17
   if (start)
18
           begin
19
           A <= 1'b0;
20
           M \ll mc;
21
           Q \ll mp;
22
           Q_1 <= 1'b0;
23
            count <= 3 b0;
24
  end
  else
26
           begin
27
           case (\{Q[0], Q_1\})
28
```

```
2 b0_1 : {A, Q, Q_1} <= {sum[3], sum, Q};
29
           2 b1_0 : {A, Q, Q_1} <= {difference[3], difference, Q};
30
           default: \{A, Q, Q_1\} \le \{A[3], A, Q\};
31
            endcase
32
            count <= count + 1 | b1;</pre>
  end
34
   end
35
36
   alu adder(sum, A, M, 0); // adder
37
   alu subtracter(difference, A,~M, 1); //subtracter using 2's compliment
38
   assign prod = {A, Q};
   assign busy = (count < 5);</pre>
   endmodule
41
42
43
   output [3:0] out;
44
  input [3:0] a;
  input [3:0] b;
46
  input cin;
  assign out = a + b + cin;
48
  endmodule
```

Listing 3: Verilog Code for Booth's Algorithm

```
module BOOTHS_MULTIPLIER_TB;
  // Inputs
3 reg [3:0] mc;
4 reg [3:0] mp;
  reg clk;
6 reg start;
  // Outputs
  wire [7:0] prod;
  wire busy;
   // Instantiate the Unit Under Test (UUT)
10
  BOOTHS_MULTIPLIER uut (
11
            .prod(prod),
12
           .busy(busy),
13
           .mc(mc),
14
            .mp(mp),
15
           .clk(clk),
16
            .start(start)
17
  );
19
  initial begin
20
   // Initialize Inputs
21
  mc = 4'b0011;
22
  mp = 4'b0010;
  clk = 1;
  start = 1;
  #10 clk = ~clk;
```

```
#10 clk = ~clk;
27
   start = 0;
28
   #10 clk = ~clk;
29
   #10 clk = ~clk;
30
   #10 clk = ~clk;
   #10 clk = ~clk;
32
   #10 clk = ~clk;
33
   34
   #10 clk = ~clk;
35
   #10 clk = ~clk;
36
37
38
   $finish;
39
   end
40
   initial begin
41
           $dumpfile("BOOTHS.vcd");
42
           $dumpvars(0,BOOTHS_MULTIPLIER_TB);
   end
44
45
   endmodule
46
```

Listing 4: Testbench for Booth's Algorithm

3 Outputs




Figure 1: Synthesis Diagram of Serial Parallel Multiplier




Figure 2: Output of Serial Parallel Multiplier




Figure 3: Synthesis Diagram of Booth's Multiplier




Figure 4: Output of Booth's Multiplier

4 Explanation

4.1 Serial Parallel Multiplier

In Serial Parallel Multiplier, if the multiplicand is 1, we sequentially go through each bit and shift the result by one bit.




Figure 5: Diagram of Serial Parallel Multiplier

4.2 Booth's Multiplier

The following flowchart illustrates the Booth's Multiplier algorithm:




Figure 6: Booths Multiplier Flowchart

5 Learning Outcomes

By doing this experiment we learnt:

- 1. How to use Verilog to implement Serial Parallel Multiplier and the Booth's algorithm
- 2. How to set up a test bench and perform two-number multiplication
- 3. In terms of clock cycles, Booth's algorithm is significantly faster than serial parallel multiplier.
 - Booths algorithm performs signed bit multiplication correctly, whereas serial parallel multiplier will produce an incorrect result.
 - Theoretically, a serial parallel multiplier has a time complexity of 2n, whereas the Booth's algorithm computes a n bit multiplication in n clock cycles.