

# 8 BIT A.L.U

**Student Name:** *Vasu Singh*


**Under the guidance of Mentor:-**  
*Dr. Vandana Khanna*

## INDEX


S. No.	Name of Experiment (In the sequence of performance)	Page No	Faculty's Signature
1.	Design and Analysis of Not gate		
2.	Design and Analysis of AND gate		
3.	Design and Analysis of OR gate		
4.	Design and Analysis of EXOR gate		
5.	Design and Analysis of Half Adder for carrying Increment operation		
6.	Design and Analysis of 2:1 MUX		
7.	Design and Analysis of 8:1 MUX		
8.	Design and Analysis of Full Adder for carrying out Decrement Operation		
9.	Design and Analysis of Full Adder		
10.	Design and Analysis of Full Subtractor using Adder		
11.	Final 8 BIT ALU Analysis		

## 1) NOT GATE: -

### ❖ Schematic




❖ Test Bench



(Test Bench – 8 Bit)


## ❖ Output




(Output – 8 Bit)

## 2) AND GATE: -

### ❖ Schematic




❖ Test Bench




(Test Bench – 8 Bit)

## ❖ Output



(Output – 8 Bit)




(Output – 8 Bit)




### 3) OR GATE: -

#### ❖ Schematic





❖ Test Bench



(Test Bench – 8 Bit)


## ❖ Output




(Output – 8 Bit)

#### 4) EX-OR GATE: -

##### ❖ Schematic




❖ Test Bench



(Test Bench – 8 Bit)


## ❖ Output




(Output –8 Bit)

## 5) INCREMENT OPERATION

### ❖ Schematic




❖ Test Bench



(Test Bench – 8 Bit)




## ❖ Output




(Output – 8 Bit)

## 6) MUX (2:1)

### ❖ Schematic




### ❖ Test Bench



(Test Bench – 1 Bit)


## ❖ Output




(Output – 1 Bit)

## 7) MUX (8:1)

### ❖ Schematic




### ❖ Test Bench



(Test Bench – 8 Bit)


## ❖ Output




(Output – 8 Bit)  
(When S2, S1, and S0 all are 1)

## 8) FULL ADDER

### ❖ Schematic




❖ Test Bench



(Test Bench – 8 Bit)

## ❖ Output




(Output – 8 Bit)




## 9) DECREMENT OPERATION (Designed using Full Adder Only)

### ❖ Test Bench



(Test Bench – 8 Bit)


## ❖ Output




(Output – 8 Bit)

## 10) FULL SUBTRACTOR

### ❖ Schematic




❖ Test Bench



(Test Bench – 8 Bit)

## 11) FINAL ALU


### ❖ Schematic




(8 BIT ALU)


Some of the final test results are shown below: -

Case-1) When  $S_2=S_1=S_0=0$



Case-2) When  $S_2=S_1=0$ ;  $S_0=1$





Case-3) When  $S2=1$ ;  $S1=S0=0$

