# Lab Assignment 1

TEAM MEMBERS: Shiva Ghose, @gshiva John Peterson, @jrpeters Wenjian Bai, @baiwenji

## Question 1

 $\mathbf{a}$ 

The circuit diagram can be seen in figure 1.




Figure 1: A lead-lag compensator circuit diagram for question 1.

b

If we consider the impedance of the group  $R_1$ ,  $C_1$  and  $R_3$  as  $Z_1$  and the impedance of the group  $R_2$ ,  $C_2$  and  $R_4$  as  $Z_2$ , we can get the circuit diagram seen in figure 2. This circuit essentially operates as an inverting amplifier and hence the relationship between the output and input is given as:

$$\frac{V_{out}(s)}{V_{in}(s)} = -\frac{Z_2}{Z_1}$$

Where:

$$Z_1 = \frac{R_3 * (R_1 + (1/sC_1))}{R_3 + (R_1 + (1/sC_1))} = \frac{R_3(sR_1C_1 + 1)}{s(R_1C_1 + R_3C_1) + 1} , \text{ and}$$

$$Z_2 = \frac{R_4 * (R_2 + (1/sC_2))}{R_4 + (R_2 + (1/sC_2))} = \frac{R_4(sR_2C_2 + 1)}{s(R_2C_2 + R_4C_2) + 1}$$




Figure 2: Simplified lead-lag compensator circuit diagram.

Thus the gain of the system can now be re-written as:

$$\begin{split} \frac{V_{out}(s)}{V_{in}(s)} &= -\frac{R_4(sR_2C_2+1)}{(s(R_2C_2+R_4C_2)+1)} \frac{(s(R_1C_1+R_3C_1)+1)}{R_3(sR_1C_1+1)} \\ &= -\frac{R_4}{R_3} \frac{(sR_2C_2+1)}{(s(R_2C_2+R_4C_2)+1)} \frac{(s(R_1C_1+R_3C_1)+1)}{(sR_1C_1+1)} \end{split}$$

We see that the op-amp operates as an inverting amplifier. In order to match the required transfer function, we need to account for the additional  $-\frac{R_4}{R_3}$  gain, which we can do by passing the output of the circuit through another inverting amplifier which has a gain of  $-\frac{R_3}{R_4}$ . Comparing our final transfer function with what is asked in the question, we get:

$$\left(-\frac{R_4}{R_3}\times -\frac{R_3}{R_4}\right)\frac{(sR_2C_2+1)}{(s(R_2C_2+R_4C_2)+1)}\frac{(s(R_1C_1+R_3C_1)+1)}{(sR_1C_1+1)} = \frac{(1+0.1s)(1+5s)}{(1+0.01s)(1+10s)}$$

Comparing the LHS and the RHS, we see:

$$R_1C_1 = 0.01$$

$$R_2C_2 = 5$$

$$R_1C_1 + R_3C_1 = 0.01 + R_3C_1 = 0.1$$

$$\implies R_3C_1 = 0.09$$

$$R_2C_2 + R_4C_2 = 5 + R_4C_2 = 10$$

$$\implies R_4C_2 = 5$$

$$\therefore R_4 = R_2$$

 $\mathbf{c}$ 

While building this circuit, we made the following assumptions:

- We are using an ideal op-amp, i.e. the input impedance is infinite and the output impedance is negligible. This implies that the op-amp does not load it's input circuit and loading effects are not seen on the op-amps output terminal.
- The voltage at the non-inverting terminal is equal to the voltage at the non-inverting terminal.
- The open loop op-amp gain is infinite.

<sup>&</sup>lt;sup>1</sup>For practical purposes this second op-amp is implemented in LabView as a negative gain.

- The op-amp will operate in an ideal manner when the output is not saturated above or below its supply limits.
- We used potentiometers to tune the resistors to their required value but none of the components used were ideal components. But for the most part we assumed the values of the resistors were accurate and that capacitors had negligible internal resistance.

### $\mathbf{d}$

We can determine the ratings of the components by arbitrarily setting  $C_1$  and  $C_2$ . We set the capacitances because the values available to us is limited whereas we have significantly more flexibility with choosing resistances. By fixing  $C_1$  and  $C_2$  we find:

$$R_1 = \frac{0.01}{C_1}$$
 
$$R_2 = \frac{5}{C_2}$$
 
$$R_3 = \frac{0.09}{C_1}$$
, and 
$$R_4 = R_2$$

We additionally see that the gain of the inverting op-amp lead-lag circuit is proportional to  $\frac{R_4}{R_3}$ . We want to limit this so that the output does not get saturated wile trying to amplify the signal by a large amount. As we need to use an input amplitude of up to 2V in part (i), for a input supply of +/- 15V, we would like to limit the op-amp output to +/- 10V. Hence we want the gain,  $\frac{R_4}{R_3}$ ,  $\approx 5$ .

$$\frac{R_4}{R_3} \approx 5 \implies \frac{(5/C_2)}{(0.09/C_1)} \approx 5$$
$$\therefore \frac{C_1}{C_2} = 0.09$$

For this circuit we chose  $C_1 = \text{BLALALALAL}$ , hence ratings of the other components became:

Component Name	Component Type	Component Specification	
$C_1$	Electrolytic Capacitor	$\mu F$	
$C_2$	Electrolytic Capacitor	$\mu F$	
$R_1$	Resistor	$K\Omega$	
$R_2$	Resistor	$K\Omega$	
$R_3$	Resistor	$K\Omega$	
$R_4$	Resistor	$K\Omega$	

#### $\mathbf{e}$

Physical implementation.

 $\mathbf{f}$  $\mathbf{g}$ h i j

# Question 2

The circuit diagram can be seen in figure 3.




Figure 3: The required circuit diagram for question 2.

b

Circuit analysis:

At the non-inverting terminal, we effectively have a circuit represented by figure 4. We can use Kirchoff's voltage law along with the superposition theorem, we see:




Figure 4: Equivalent circuit at the non-inverting terminal

Voltage at 
$$V^+$$
 due to  $V_1$ ,  $V_1^+$ , is given by: 
$$V_1^+ = \frac{\frac{R_2 R_g}{R_2 + R_g}}{R_1 + \frac{R_2 R_g}{R_2 + R_g}} V_1$$

$$\therefore V_1^+ = \left(\frac{1}{\frac{R_1}{R_g} + \frac{R_1}{R_2} + 1}\right) V_1$$

Similarly, voltage at  $V^+$  due to  $V_2$ ,  $V_2^+$ , is given by:

$$V_2^+ = \frac{\frac{R_1 R_g}{R_1 + R_g}}{R_2 + \frac{R_1 R_g}{R_1 + R_g}} V_2$$

$$\therefore V_2^+ = \frac{1}{\frac{R_2}{R_a} + \frac{R_2}{R_1} + 1} V_2$$

Using the superposition theorem to recombine the values, we find that V+ is given by:

$$V^{+} = V_{1}^{+} + V_{2}^{+}$$

$$V^{+} = \frac{1}{\frac{R_{1}}{R_{g}} + \frac{R_{1}}{R_{2}} + 1} V_{1} + \frac{1}{\frac{R_{2}}{R_{g}} + \frac{R_{2}}{R_{1}} + 1} V_{2}$$

We can now move on to the inverting terminal of the op-amp. The corresponding equivalent circuit is shown in figure 5. Analyzing this circuit, we see that:




Figure 5: Equivalent circuit at the non-inverting terminal

$$I_3R_3 = V_3 - V^-$$
  
 $I_4R_4 = V_4 - V^-$   
 $V^- - V_{out} = (I_3 + I_4)R_f$ 

Substituting from the above equations, we get:

$$V^{-} - V_{out} = \left(\frac{V_3 - V^{-}}{R_3} + \frac{V_4 - V^{-}}{R_4}\right) R_f$$

Reordering the terms, we get:

$$\begin{split} V_{out} &= V^- - \left(\frac{V_3 - V^-}{R_3} + \frac{V_4 - V^-}{R_4}\right) \, R_f \\ \Longrightarrow V_{out} &= V^- \Big(\frac{R_f}{R_3} + \frac{R_f}{R_4} + 1\Big) - \Big(\frac{R_f}{R_3}\Big) V_3 - \Big(\frac{R_f}{R_4}\Big) V_4 \end{split}$$

We also know that for an ideal op-amp,  $V^+ = V^-$ , hence we get:

$$V_{out} = \left(\frac{R_f}{R_3} + \frac{R_f}{R_4} + 1\right) \left(\frac{1}{\frac{R_1}{R_q} + \frac{R_1}{R_2} + 1}\right) V_1 + \left(\frac{R_f}{R_3} + \frac{R_f}{R_4} + 1\right) \left(\frac{1}{\frac{R_2}{R_q} + \frac{R_2}{R_1} + 1}\right) V_2 - \left(\frac{R_f}{R_3}\right) V_3 - \left(\frac{R_f}{R_4}\right) V_4$$

This is equation is the mathematical representation of the problem statement which which required  $V_{out} = a_1V_1 + a_2V_2 - a_3V_3 - a_4V_4$ , i.e. :

$$a_{1} = \left(\frac{R_{f}}{R_{3}} + \frac{R_{f}}{R_{4}} + 1\right) \left(\frac{1}{\frac{R_{1}}{R_{g}} + \frac{R_{1}}{R_{2}} + 1}\right) = 1$$

$$a_{2} = \left(\frac{R_{f}}{R_{3}} + \frac{R_{f}}{R_{4}} + 1\right) \left(\frac{1}{\frac{R_{2}}{R_{g}} + \frac{R_{2}}{R_{1}} + 1}\right) = 2$$

$$a_{3} = \left(\frac{R_{f}}{R_{3}}\right) = 3$$

$$a_{4} = \left(\frac{R_{f}}{R_{4}}\right) = 4$$

 $\mathbf{c}$ 

### [DO WE HAVE ANY MORE??]

While building this circuit, we made the following assumptions:

- We are using an ideal op-amp, i.e. the input impedance is infinite and the output impedance is negligible. This implies that the op-amp does not load it's input circuit and loading effects are not seen on the op-amps output terminal.
- The voltage at the non-inverting terminal is equal to the voltage at the non-inverting terminal.
- The open loop op-amp gain is infinite.
- The op-amp will operate in an ideal manner when the output is not saturated above or below its supply limits.
- We used potentiometers to tune the resistors to their required value but none of the components used were ideal components. But for the most part we assumed the values of the resistors were accurate and that capacitors had negligible internal resistance.

 $\mathbf{d}$ 

We started by choosing  $R_f$ ,  $R_g$  and  $R_g$  to arbitrary resistances such that they were large enough to make sure that other resistances in the circuit were not small. By this we mean that the values of the other resistances were in the order of Kilo-Ohms. From section **b**, we can rewrite gains  $a_1$  and  $a_2$  in terms of  $a_3$ and  $a_4$  as follows:

$$a_1 = \left(a_3 + a_4 + 1\right) \left(\frac{1}{\frac{R_1}{R_g} + \frac{R_1}{R_2} + 1}\right) = 1$$
$$= (8) \left(\frac{1}{\frac{R_1}{R_g} + \frac{R_1}{R_2} + 1}\right) = 1$$

We can rewrite this as:

$$8R_2R_g = R_1R_2 + R_1R_g$$

$$\implies R_g = \frac{R_1R_2}{7R_2 - R_1}$$

Similarly for  $a_2$ , we see:

$$a_2 = \left(a_3 + a_4 + 1\right) \left(\frac{1}{\frac{R_2}{R_g} + \frac{R_2}{R_1} + 1}\right) = 2$$
$$= (8) \left(\frac{1}{\frac{R_2}{R_g} + \frac{R_2}{R_1} + 1}\right) = 2$$

We can re-arrange and re-write the above equations as:

$$R_g = \frac{R_1 R_2}{3R_1 - R_2}$$

Equating the two equations which equal  $R_g$ , we get:

$$\frac{R_1R_2}{7R_2-R_1} = \frac{R_1R_2}{3R_1-R_2}$$

Thus, we get:

$$R_2 = \frac{R_1}{2}$$

Thus we arbitrarily chose  $R_f = R_g = 10~K\Omega$  and  $R_1 = 50~K\Omega$  We ended up using the following components in our circuit:

Component Name	Component Type	Component Specification		
$R_f$	Resistor	$9.880~K\Omega$		
$R_g$	Resistor	$9.860~K\Omega$		
$R_1$	Resistor	$49.3~K\Omega$		
$R_2$	Resistor	$24.65~K\Omega$		
$R_3$	Resistor	$3.293~K\Omega$		
$R_4$	Resistor	$2.470~K\Omega$		

 $\mathbf{e}$ 

To obtain the resistances specified above we used a combination of potentiometers and fixed resistors which were assembled and then tunned to the correct resistance using a multi-meter.

#### f

After constructing the circuit as detailed above we began by feeding the following DC signals into our system and measuring the output to confirm its functionality. These results can be seen in table 1.

	Set	V1 (VDC)	V2 (VDC)	V3 (VDC)	V4 (VDC)	Expected Vout (VDC)	Actual Vout (Avg V)
ſ	1	2	4	1	3	-5	-4.9177
	2	6	4	2	1	4	4.0988
	3	6	7	2	3	2	2.17

Table 1: DC inputs, Expected Output, and Actual Output

The actual voltages in 1 were obtained by averaging the output voltage for several seconds in matlab. The inputs and outputs for Set 3 are shown in figure 6.

Our VI for generating these inputs and reading the outputs is shown in figure ??

 $\mathbf{g}$ 

John




Figure 6: Set 3 Inputs and Outputs

1.

h

The beating signal is achieved as a sinusoidal wave which has an amplitude that also varies sinusoidally. In effect, the output is  $\sin(\omega_a t)\sin(\omega_b t)$ . We can use trigonometric identities to rearrange this sinusoidal product as a sum as follows:

$$\sin(\omega_a t)\sin(\omega_b t) = \frac{\cos(\omega_a t + \omega_b t) - \cos(\omega_a t + \omega_b t)}{2}$$

We use the product-to-sum identity to break up the product of the sines into a sum of cosines. We can again rewrite the cosines in terms of sines by taking into account the phase difference.

$$\frac{\cos(\omega_a t + \omega_b t) - \cos(\omega_a t + \omega_b t)}{2} = \frac{\sin((\omega_a t + \omega_b t) + \pi/2) - \sin((\omega_a t + \omega_b t) + \pi/2)}{2}$$

This way, we can achieve a beating signal as a sum of sinusoids. For the purposes of this question, we chose  $\omega_a = 1$  and  $\omega_b = 10$  The values for each of the output terminals is as follows:

	V1	V2	V3	V4
Amplitude (Volts)	3	0	1	0
Frequency (Hz)	-9	0	11	0
Offset (Volts)	0	0	0	0
Phase (Radians)	$\frac{\pi}{2}$	0	$\frac{\pi}{2}$	0

The required LabView screen shot can be seen in figure 7




Figure 7: Set 3 VI

;




Figure 8: The LabView front-end of a system that produces  $\sin(\omega_a t_a)\sin(\omega_b t_b)$ .