# Lab Assignment 1

TEAM MEMBERS: Shiva Ghose, @gshiva John Peterson, @jrpeters Wenjian Bai, @baiwenji

# Question 1

### $\mathbf{a}$

The circuit diagram can be seen in figure 1.




Figure 1: A lead-lag compensator circuit diagram for question 1.

# b

If we consider the impedance of the group  $R_1$ ,  $C_1$  and  $R_3$  as  $Z_1$  and the impedance of the group  $R_2$ ,  $C_2$  and  $R_4$  as  $Z_2$ , we can get the circuit diagram seen in figure 2. This circuit essentially operates as an inverting amplifier and hence the relationship between the output and input is given as:

$$\frac{V_{out}(s)}{V_{in}(s)} = -\frac{Z_2}{Z_1}$$

Where:

$$Z_1 = \frac{R_3 * (R_1 + (1/sC_1))}{R_3 + (R_1 + (1/sC_1))} = \frac{R_3(sR_1C_1 + 1)}{s(R_1C_1 + R_3C_1) + 1} , \text{ and}$$

$$Z_2 = \frac{R_4 * (R_2 + (1/sC_2))}{R_4 + (R_2 + (1/sC_2))} = \frac{R_4(sR_2C_2 + 1)}{s(R_2C_2 + R_4C_2) + 1}$$




Figure 2: Simplified lead-lag compensator circuit diagram.

Thus the gain of the system can now be re-written as:

$$\begin{split} \frac{V_{out}(s)}{V_{in}(s)} &= -\frac{R_4(sR_2C_2+1)}{(s(R_2C_2+R_4C_2)+1)} \frac{(s(R_1C_1+R_3C_1)+1)}{R_3(sR_1C_1+1)} \\ &= -\frac{R_4}{R_3} \frac{(sR_2C_2+1)}{(s(R_2C_2+R_4C_2)+1)} \frac{(s(R_1C_1+R_3C_1)+1)}{(sR_1C_1+1)} \end{split}$$

We see that the op-amp operates as an inverting amplifier. In order to match the required transfer function, we need to account for the additional  $-\frac{R_4}{R_3}$  gain, which we can do by passing the output of the circuit through another inverting amplifier which has a gain of  $-\frac{R_3}{R_4}$ . Comparing our final transfer function with what is asked in the question, we get:

$$\left(-\frac{R_4}{R_3}\times -\frac{R_3}{R_4}\right)\frac{(sR_2C_2+1)}{(s(R_2C_2+R_4C_2)+1)}\frac{(s(R_1C_1+R_3C_1)+1)}{(sR_1C_1+1)} = \frac{(1+0.1s)(1+5s)}{(1+0.01s)(1+10s)}$$

Comparing the LHS and the RHS, we see:

$$R_1C_1 = 0.01$$

$$R_2C_2 = 5$$

$$R_1C_1 + R_3C_1 = 0.01 + R_3C_1 = 0.1$$

$$\implies R_3C_1 = 0.09$$

$$R_2C_2 + R_4C_2 = 5 + R_4C_2 = 10$$

$$\implies R_4C_2 = 5$$

$$\therefore R_4 = R_2$$

 $\mathbf{c}$ 

While building this circuit, we made the following assumptions:

- We are using an ideal op-amp, i.e. the input impedance is infinite and the output impedance is negligible. This implies that the op-amp does not load it's input circuit and loading effects are not seen on the op-amps output terminal.
- The voltage at the non-inverting terminal is equal to the voltage at the non-inverting terminal.
- The open loop op-amp gain is infinite.

<sup>&</sup>lt;sup>1</sup>For practical purposes this second op-amp is implemented in LabView as a negative gain.

- The op-amp will operate in an ideal manner when the output is not saturated above or below its supply limits.
- We assumed that the performance of the system is not overly sensitive to variations in resistance and we assumed the values of that the resistors were accurate and that capacitors had negligible internal resistance.

### d

We can determine the ratings of the components by arbitrarily setting  $C_1$  and  $C_2$ . We set the capacitances because the values available to us is limited whereas we have significantly more flexibility with choosing resistances. By fixing  $C_1$  and  $C_2$  we find:

$$R_1 = \frac{0.01}{C_1}$$
 
$$R_2 = \frac{5}{C_2}$$
 
$$R_3 = \frac{0.09}{C_1}$$
 , and 
$$R_4 = R_2$$

We additionally see that the gain of the inverting op-amp lead-lag circuit is proportional to  $\frac{R_4}{R_3}$ . We want to limit this so that the output does not get saturated wile trying to amplify the signal by a large amount. As we need to use an input amplitude of up to 2V in part (i), for a input supply of +/- 15V, we would like to limit the op-amp output to +/- 10V. Hence we want the gain,  $\frac{R_4}{R_3}$ ,  $\approx 5$ .

$$\frac{R_4}{R_3} \approx 5 \implies \frac{(5/C_2)}{(0.09/C_1)} \approx 5$$

$$\therefore \frac{C_1}{C_2} = 0.09$$

For this circuit we chose  $C_1 = 2.2 \mu F$ , hence ratings of the other components became:

Component Name	Component Type	Component Specification		
$C_1$	Electrolytic Capacitor	$2.2\mu F$		
$C_2$	Electrolytic Capacitor	$22\mu F$		
$R_1$	Resistor	$454\Omega$		
$R_2$	Resistor	$227K\Omega$		
$R_3$	Resistor	$40.9K\Omega$		
$R_4$	Resistor	$227K\Omega$		

Table 1: Capacitances and Resistances chosen to construct the lead-lag controller

# $\mathbf{e}$

We constructed the circuit as described above and collected experimental data as follows.

### $\mathbf{f}$

The theoretical bode plot of the desired system and the actual bode plot obtained are shown in figure 3.




Figure 3: Bode Plot of Theoretical System and Actual System

# $\mathbf{g}$

Our actual results illustrate the same trends as the theoretical system and have similar gains and phases for the most part, but the actual gain and phase diverge at high frequencies. The divergence in phase seems to be a symptom of aliasing caused by the limited sampling rate of our DAQ. Theoretically, sampling at 1000 Hz should allow us to reconstruct the frequency component of the response generated by the system up to 500 Hz but there is no guarantee that the magnitude will be faithfully reconstructed. At frequencies above 150 Hz we saw that the phase estimate would no longer be reliable and would often jump from large positive to large negative values . More often than not, the system would illustrate the phase lag illustrated in figure 3. We suspect that the gain estimate deviated for similar reasons.

### $\mathbf{h}$

Table 2 shows the maximum and minimum phase angles present in the bode plot of the actual and theoretical systems. Note that for the actual system we have omitted the leading portion of the phase diagram above  $100 \frac{rads}{s}$  because we believe it to be an artifact of aliasing.

We notice for the this system when we see a phase lead, it is accompanied by a decrease in the magnitude and we also see that the phase lag at higher frequencies is accompanied by an increase in the magnitude.

# i

Table 3 shows the output phase and gains obtained when varying the input amplitude from 0.5 V to 2 V at 1Hz and 2Hz input sine waves. Theoretically we would expect the output phase and amplitude ratio to remain constant at a given frequency for any input amplitude. The magnitude of the bode plot gives

	Theoretical System	Actual System
Minimum Phase Angle (degrees)	-18.76	-37.93
Minimum Phase Frequency (rads/s)	0.136	0.06283
Maximum Phase Angle (degrees)	54.72	67.46
Maximum Phase Frequency (rads/s)	31.83	125.7

Table 2: Maximum and Minimum Phase Angles and Frequencies for Theoretical and Actual System

the ratio of the output to input at a particular frequency while the phase portion gives the phase at that frequency and both are independent of the input amplitude. We would of course expect expect the phase and amplitude ratios to vary according to the bode plot across different frequencies.

Experimentally this seems to be the case for a 1Hz input, but it is not the case for the 100 Hz input. For a 1Hz input frequency the input amplitudes chosen avoid saturating the system, while the 100Hz signal saturates the system such that output can not increase with increasing input voltage. As our system inherently also has an additional gain of  $5.556^2$ , and due to the fact that we are using non-ideal op-amps that cannot output the entire input-power range, we see that the system saturates while trying to output more than 10.3 Volts.

Input Frequency (Hz)	Input Amplitude (V)	Output Phase (degrees)	Output Gain
1	0.5	21.0959	0.548067
1	1	19.8599	0.548165
1	2	21.1367	0.549704
100	0.5	-24.2329	4.83643
100	1	-23.8303	2.61935
100	2	-24.7609	1.23915

Table 3: Amplitude dependence of system response at two different frequencies

# j

We generated the Bode Diagram by using a pair of Tone Measurement blocks to extract the amplitude and phase of the input and output signals. We then took the difference of these phases to compute the phase difference and divided the output amplitude by the input amplitude to compute the system gain. We selected a range of frequencies, running the system at each frequency and then making note of the resulting phase and amplitude ratio by hand and then plotted these results against the theoretical results in MATLAB.

# Question 2

#### a

The circuit diagram is shown in figure 6.

# b

Circuit analysis:

 $<sup>\</sup>frac{2R_4}{1} = 5.556$ 




Figure 4: LabView Block Diagram for Extracting Phase and Gain

At the non-inverting terminal, we effectively have a circuit represented by figure 7. We can use Kirchoff's voltage law along with the superposition theorem, we see:

Voltage at  $V^+$  due to  $V_1$ ,  $V_1^+$ , is given by:

$$V_1^+ = \frac{\frac{R_2 R_g}{R_2 + R_g}}{R_1 + \frac{R_2 R_g}{R_2 + R_g}} V_1$$

$$\therefore V_1^+ = \left(\frac{1}{\frac{R_1}{R_g} + \frac{R_1}{R_2} + 1}\right) V_1$$

Similarly, voltage at  $V^+$  due to  $V_2, V_2^+$ , is given by:

$$V_2^+ = \frac{\frac{R_1 R_g}{R_1 + R_g}}{R_2 + \frac{R_1 R_g}{R_1 + R_g}} V_2$$

$$\therefore V_2^+ = \frac{1}{\frac{R_2}{R_q} + \frac{R_2}{R_1} + 1} V_2$$

Using the superposition theorem to recombine the values, we find that V+ is given by:

$$V^{+} = V_{1}^{+} + V_{2}^{+}$$
 
$$V^{+} = \frac{1}{\frac{R_{1}}{R_{g}} + \frac{R_{1}}{R_{2}} + 1} V_{1} + \frac{1}{\frac{R_{2}}{R_{g}} + \frac{R_{2}}{R_{1}} + 1} V_{2}$$

We can now move on to the inverting terminal of the op-amp. The corresponding equivalent circuit is shown in figure 8. Analyzing this circuit, we see that:

$$I_3R_3 = V_3 - V^-$$
  
 $I_4R_4 = V_4 - V^-$   
 $V^- - V_{out} = (I_3 + I_4)R_f$ 

Substituting from the above equations, we get:

$$V^{-} - V_{out} = \left(\frac{V_3 - V^{-}}{R_3} + \frac{V_4 - V^{-}}{R_4}\right) R_f$$




Figure 5: LabView Front Panel for extracting Phase and Gain




Figure 6: The required circuit diagram for question 2.

Reordering the terms, we get:

$$\begin{split} V_{out} &= V^- - \left(\frac{V_3 - V^-}{R_3} + \frac{V_4 - V^-}{R_4}\right) R_f \\ \Longrightarrow V_{out} &= V^- \left(\frac{R_f}{R_3} + \frac{R_f}{R_4} + 1\right) - \left(\frac{R_f}{R_3}\right) V_3 - \left(\frac{R_f}{R_4}\right) V_4 \end{split}$$

We also know that for an ideal op-amp,  $V^+ = V^-$ , hence we get:

$$V_{out} = \Big(\frac{R_f}{R_3} + \frac{R_f}{R_4} + 1\Big) \Big(\frac{1}{\frac{R_1}{R_a} + \frac{R_1}{R_2} + 1}\Big) V_1 + \Big(\frac{R_f}{R_3} + \frac{R_f}{R_4} + 1\Big) \Big(\frac{1}{\frac{R_2}{R_a} + \frac{R_2}{R_1} + 1}\Big) V_2 - \Big(\frac{R_f}{R_3}\Big) V_3 - \Big(\frac{R_f}{R_4}\Big) V_4 + \frac{1}{R_4} \frac{R_f}{R_4} \frac{R_f}{R_4} + \frac{1}{R_4} \frac{R_f}{R_4} \frac{R_f}{R_4} + \frac{1}{R_4} \frac{R_f}{R_4} \frac{R_f}{R_4} + \frac{1}{R_4} \frac{R_f}{R_4} \frac{R_f}{R_4} \frac{R_f}{R_4} + \frac{1}{R_4} \frac{R_f}{R_4} \frac{R_f}{R$$

This is equation is the mathematical representation of the problem statement which which required  $V_{out}=a_1V_1+a_2V_2-a_3V_3-a_4V_4$ , i.e. :

$$a_1 = \left(\frac{R_f}{R_3} + \frac{R_f}{R_4} + 1\right) \left(\frac{1}{\frac{R_1}{R_g} + \frac{R_1}{R_2} + 1}\right) = 1$$




Figure 7: Equivalent circuit at the non-inverting terminal




Figure 8: Equivalent circuit at the non-inverting terminal

$$a_{2} = \left(\frac{R_{f}}{R_{3}} + \frac{R_{f}}{R_{4}} + 1\right) \left(\frac{1}{\frac{R_{2}}{R_{g}} + \frac{R_{2}}{R_{1}} + 1}\right) = 2$$

$$a_{3} = \left(\frac{R_{f}}{R_{3}}\right) = 3$$

$$a_{4} = \left(\frac{R_{f}}{R_{4}}\right) = 4$$

 $\mathbf{c}$ 

While building this circuit, we made the following assumptions:

- We are using an ideal op-amp, i.e. the input impedance is infinite and the output impedance is negligible. This implies that the op-amp does not load it's input circuit and loading effects are not seen on the op-amps output terminal.
- The voltage at the non-inverting terminal is equal to the voltage at the non-inverting terminal.
- The open loop op-amp gain is infinite.
- The op-amp will operate in an ideal manner when the output is not saturated above or below its supply limits.
- We used potentiometers to tune the resistors to their required value but none of the components used were ideal components. But for the most part we assumed the values of the resistors were accurate and that capacitors had negligible internal resistance.

### $\mathbf{d}$

We started by choosing  $R_f$ ,  $R_g$  and  $R_g$  to arbitrary resistances such that they were large enough to make sure that other resistances in the circuit were not small. By this we mean that the values of the other resistances were in the order of  $k\Omega$ . From section **b**, we can rewrite gains  $a_1$  and  $a_2$  in terms of  $a_3$  and  $a_4$  as follows:

$$a_1 = \left(a_3 + a_4 + 1\right) \left(\frac{1}{\frac{R_1}{R_g} + \frac{R_1}{R_2} + 1}\right) = 1$$
$$= (8) \left(\frac{1}{\frac{R_1}{R_g} + \frac{R_1}{R_2} + 1}\right) = 1$$

We can rewrite this as:

$$8R_2R_g = R_1R_2 + R_1R_g$$

$$\implies R_g = \frac{R_1R_2}{7R_2 - R_1}$$

Similarly for  $a_2$ , we see:

$$a_2 = \left(a_3 + a_4 + 1\right) \left(\frac{1}{\frac{R_2}{R_g} + \frac{R_2}{R_1} + 1}\right) = 2$$
$$= (8) \left(\frac{1}{\frac{R_2}{R_g} + \frac{R_2}{R_1} + 1}\right) = 2$$

We can re-arrange and re-write the above equations as:

$$R_g = \frac{R_1 R_2}{3R_1 - R_2}$$

Equating the two equations which equal  $R_q$ , we get:

$$\frac{R_1 R_2}{7R_2 - R_1} = \frac{R_1 R_2}{3R_1 - R_2}$$

Thus, we get:

$$R_2 = \frac{R_1}{2}$$

Thus we arbitrarily chose  $R_f = R_g = 10~K\Omega$  and  $R_1 = 50~K\Omega$  We ended up using the following components in our circuit:

Component Name	Component Type	Component Specification		
$R_f$	Resistor	$9.880~K\Omega$		
$R_g$	Resistor	$9.860~K\Omega$		
$R_1$	Resistor	$49.3~K\Omega$		
$R_2$	Resistor	$24.65~K\Omega$		
$R_3$	Resistor	$3.293~K\Omega$		
$R_4$	Resistor	$2.470~K\Omega$		

Table 4: Capacitances and Resistances to construct the summation circuit

### $\mathbf{e}$

To obtain the resistances specified above we used a combination of potentiometers and fixed resistors which were assembled and then tunned to the correct resistance using a multi-meter.

# $\mathbf{f}$

After constructing the circuit as detailed above we began by feeding the following DC signals into our system and measuring the output to confirm its functionality. These results can be seen in table 5.

Set	V1 (VDC)	V2 (VDC)	V3 (VDC)	V4 (VDC)	Expected Vout (VDC)	Actual Vout (Avg V)
1	2	4	1	3	-5	-4.9177
2	6	4	2	1	4	4.0988
3	6	7	2	3	2	2.17

Table 5: DC inputs, Expected Output, and Actual Output

The actual voltages in table 5 were obtained by averaging the output voltage for several seconds in matlab. The inputs and outputs for Set 3 are shown in figure 9.




Figure 9: Set 3 Inputs and Outputs

Our VI for generating these inputs and reading the outputs is shown in figure 10

# $\mathbf{g}$

After confirming that the circuit functioned correctly on DC signals we moved on to feed in AC signals and record the output. These inputs are shown in table 6. Figure 11 shows the output for set 1 superimposed on the simulated inputs and the expected output of the system. Figure 12 shows the output for set 2 superimposed on the simulated inputs to the system and the expected output of the system, while figure 13 shows this output within LabView for confirmation.

Both figure 12 show a close correspondence between the actual and expected output with a few notable differences. The most obvious difference is the lag between the actual output and the expected output. When generating these graphs we assume a uniform 1 ms sampling period, which turns out to not be the case when examining real timing data. This discrepancy is the result of the system requesting a sample, since we are using on demand sampling, but not receiving the sample in time. As a consequence of this the time difference between some of the output samples are larger than 1 ms, which on a whole cause fewer than

Set	Set 1				Set 2			
Inputs	V1	V2	V3	V4	V1	V2	V3	V4
Amplitude (V)	3	6	0	0	0	0	2	3
Frequency (Hz)	4	4	0	0	0	0	2	2
Offset (V)	0	0	0	0	0	0	2	0
Phase (Degrees)	0	90	0	0	0	0	0	45

Table 6: Set 1 and Set 2 inputs

1000 samples to be taken per second. This compresses the graph along the time axis resulting in a graph that is out of sync with the expected results. This issue could be easily remedied by storing the sampled amplitude and the sample time and plotting the amplitude against the actual time rather than the theoretical time.

Both figure 11 and figure 12 also illustrate a saturation effect at  $\pm$  11 volts. For an ideal op-amp we would expect the output to saturate at the supply voltages which were confirmed to be  $\pm$  15 volts. However we would not expect a real op-amp, such as our LM741, to output voltages all the way up to the supply voltage, but rather within about 2 volts of the supply. But this does not explain the saturation at  $\pm$  11 volts. Examining the data sheet of our DAQ, the NI 6230 reveals a maximum input voltage of  $\pm$  10 volts. It is likely that the designers are being somewhat conservative in their estimate of input ranges, so a saturation at 11 volts is likely due to the limited range of the DAQ.

### h

The beating signal is achieved as a sinusoidal wave which has an amplitude that also varies sinusoidally. In effect, the output is  $\sin(\omega_a t)\sin(\omega_b t)$ . We can use trigonometric identities to rearrange this sinusoidal product as a sum as follows:

$$\sin(\omega_a t)\sin(\omega_b t) = \frac{\cos(\omega_a t + \omega_b t) - \cos(\omega_a t + \omega_b t)}{2}$$

We use the product-to-sum identity to break up the product of the sines into a sum of cosines. We can again rewrite the cosines in terms of sines by taking into account the phase difference.

$$\frac{\cos(\omega_a t + \omega_b t) - \cos(\omega_a t + \omega_b t)}{2} = \frac{\sin((\omega_a t + \omega_b t) + \pi/2) - \sin((\omega_a t + \omega_b t) + \pi/2)}{2}$$

This way, we can achieve a beating signal as a sum of sinusoids. For the purposes of this question, we chose  $\omega_a = 1$  and  $\omega_b = 10$  The values for each of the output terminals is as follows:

	V1	V2	V3	V4
Amplitude (Volts)	3	0	1	0
Frequency (Hz)	-9	0	11	0
Offset (Volts)	0	0	0	0
Phase (Radians)	$\frac{\pi}{2}$	0	$\frac{\pi}{2}$	0

The required LabView screen shot can be seen in figure 14 while the graph itself may be seen in figure 15.




Figure 10: Set 3 VI

;




Figure 11: Set 1 Input and Output




Figure 12: Set 2 Input and Output




Figure 13: Set 2 Output within LabView




Figure 14: The LabView front-end of a system that produces  $\sin(\omega_a t_a)\sin(\omega_b t_b)$ .




Figure 15: Problem 2h received signal